Method for making a trench MOSFET with shallow trench structures
First Claim
Patent Images
1. A method for making a trench MOSFET with a thick trench bottom oxide, comprising:
- forming a plurality of gate trenches in an epitaxial layer of a first conductivity doping type;
forming a first insulation layer along an inner surface of said gate trenches and a top surface of said epitaxial layer;
depositing a layer of un-doped poly silicon or amorphous silicon onto said first insulation layer;
depositing a nitride layer onto said un-doped poly silicon or amorphous silicon and carrying out a nitride anisotropic etching to leave said nitride layer only on sidewalls of said gate trenches;
oxidizing said un-doped poly silicon or amorphous silicon on bottoms of said gate trenches to form said thick trench bottom oxide having thickness greater than said first insulation layer along the sidewalls of said gate trenches; and
removing said nitride layer from the sidewalls of said gate trenches.
3 Assignments
0 Petitions
Accused Products
Abstract
A method for making a trench MOSFET with shallow trench structures with a thick trench bottom is disclosed. The improved method resolves the problem of deterioration of breakdown voltage resulted by LOCOS having a bird'"'"'s beak shape introduced in prior art, and at the same time, the inventive device has a lower Qgd and lower Rds.
-
Citations
13 Claims
-
1. A method for making a trench MOSFET with a thick trench bottom oxide, comprising:
-
forming a plurality of gate trenches in an epitaxial layer of a first conductivity doping type; forming a first insulation layer along an inner surface of said gate trenches and a top surface of said epitaxial layer; depositing a layer of un-doped poly silicon or amorphous silicon onto said first insulation layer; depositing a nitride layer onto said un-doped poly silicon or amorphous silicon and carrying out a nitride anisotropic etching to leave said nitride layer only on sidewalls of said gate trenches; oxidizing said un-doped poly silicon or amorphous silicon on bottoms of said gate trenches to form said thick trench bottom oxide having thickness greater than said first insulation layer along the sidewalls of said gate trenches; and removing said nitride layer from the sidewalls of said gate trenches. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method for making a trench MOSFET, comprising:
-
depositing a hard mask covering an epitaxial layer of a first conductivity doping type over a substrate layer; applying a trench mask onto said hard mask, and etching said hard mask and said epitaxial layer to form a plurality of gate trenches; growing a sacrificial oxide along an inner surface of said gate trenches and then removing said sacrificial oxide; forming a screen oxide along the inner surface of said gate trenches and carrying out an ion implantation to form doped regions of said first conductivity doping type around bottoms of said gate trenches with doping concentration heavier than said epitaxial layer; removing said screen oxide and said hard mask; forming a first insulation layer as a gate oxide along the inner surface of said gate trenches and a top surface of said epitaxial layer; depositing a layer of un-doped poly silicon or amorphous silicon onto said first insulation layer; depositing a nitride layer onto said un-doped poly silicon or amorphous silicon and carrying out a nitride anisotropic etching to leave said nitride layer only on sidewalls of said gate trenches; oxidizing said un-doped poly silicon or amorphous silicon on the bottoms of said gate trenches and the top surface of said epitaxial layer; and removing said nitride layer from the sidewalls of said gate trenches.
-
-
13. A method for making a trench MOSFET, comprising:
-
depositing a hard mask covering an epitaxial layer of a first conductivity doping type over a substrate; applying a trench mask onto said hard mask, and etching said hard mask and said epitaxial layer to form a plurality of gate trenches; removing said hard mask; growing a sacrificial oxide along an inner surface of said gate trenches and then removing said sacrificial oxide; forming a screen oxide along the inner surface of said gate trenches and carrying out an ion implantation to form doped regions of said first conductivity doping type around bottoms of said gate trenches with doping concentration heavier than said epitaxial layer; removing said screen oxide; forming a first insulation layer along the inner surface of said gate trenches and the top surface of said epitaxial layer; depositing a layer of un-doped poly silicon or amorphous silicon onto said first insulation layer; deposing a nitride layer onto said un-doped poly silicon or amorphous silicon and carrying out a nitride anisotropic etching to leave said nitride layer only on sidewalls of said gate trenches; oxidizing said un-doped poly silicon or amorphous silicon on the bottoms of said gate trenches and the top surface of said epitaxial layer; removing said nitride layer from the sidewalls of said gate trenches; depositing a doped poly silicon layer or a combination of a doped poly silicon layer and a non-doped poly silicon layer to fill said gate trenches and then etching back to form a plurality of trenched gates; applying a body mask, and carrying out a body dopant ion implantation and driving-in said body dopant to form a body region of a second conductivity doping type; applying a source mask and carrying out a source dopant ion implantation to form a source region of said first conductivity doping type; depositing a second insulation layer covering the top surface of said epitaxial layer and said trenched gates; applying a source-body contact mask, and etching through said second insulation layer and said source region, and extending into said body region to form source-body contact trenches; and applying a gate contact mask, and etching through said second insulation layer and extending into at least one of said trenched gates to form gate contact trench.
-
Specification