System and method for dynamically switching between low and high frequency reference clock to PLL and minimizing PLL output frequency changes
First Claim
1. A circuit for use with a control signal and a clock signal having a plurality of clock pulses, each clock pulse having a rising edge and a falling edge, said circuit being operable to receive a reference signal and to output an output signal, said circuit comprising:
- an input divider portion arranged to receive the control signal and the reference signal and operable to output a divided reference signal;
a feedback divider portion arranged to receive the control signal and the output signal and operable to output a divided feedback signal;
a phase detector portion operable to receive the control signal and to output a phase detector signal based on the divided reference signal and the divided feedback signal;
a loop compensation filter portion operable to output a tuning signal based on the phase detector signal; and
a voltage controlled oscillator portion operable to output the output signal based on the tuning signal,a first switch operable to be in one of a first open position and a first closed position; and
a second switch operable to be in one of a second open position and a second closed position,wherein said phase detector portion is further operable to change the phase detector signal based on said input divider portion receiving the control signal and said feedback divider portion receiving the control signal, and further based on the control signal and a rising edge of a clock pulse;
wherein said loop compensation filter portion comprises a first filter portion, a second filter portion and an operational amplifier portion;
wherein said operational amplifier portion comprises a first input and a second input,wherein said first filter portion is operable to pass a first portion of the phase detector signal to the first input,wherein said second filter portion is operable to pass a second portion of the phase detector signal to the second input, andwherein said operational amplifier portion is operable to output the tuning signal based on a difference between the first portion of the phase detector signal and the second portion of the phase detector signal;
wherein said first filter portion comprises a first capacitor operable to store a first charge, andwherein said second filter portion comprises a second capacitor operable to store a second charge;
wherein when said first switch is in the first open position, said first capacitor is operable to maintain the first charge,wherein when said second switch is in the second open position, said second capacitor is operable to maintain the second charge,wherein when said first switch is in the first closed position, a first direct current path to ground is provided to said first capacitor, andwherein when said second switch is in the second closed position, a second direct current path to ground is provided to said second capacitor.
1 Assignment
0 Petitions
Accused Products
Abstract
A circuit is provided for use with a clock having an input divider portion, a feedback divider portion, a phase detector portion, a loop compensation filter portion and a voltage controlled oscillator portion. The input divider portion receives a reference signal and outputs a divided reference signal. The feedback divider portion receives an output signal from the circuit and outputs a divided feedback signal. The phase detector portion outputs a phase detector signal based on the divided reference signal and the divided feedback signal. The loop compensation filter portion outputs a tuning signal based on the phase detector signal. The voltage controlled oscillator portion output the outputs a signal based on the tuning signal. The phase detector portion changes the phase detector signal based on the input divider portion receiving the control signal and the feedback divider portion receiving the control signal.
9 Citations
5 Claims
-
1. A circuit for use with a control signal and a clock signal having a plurality of clock pulses, each clock pulse having a rising edge and a falling edge, said circuit being operable to receive a reference signal and to output an output signal, said circuit comprising:
-
an input divider portion arranged to receive the control signal and the reference signal and operable to output a divided reference signal; a feedback divider portion arranged to receive the control signal and the output signal and operable to output a divided feedback signal; a phase detector portion operable to receive the control signal and to output a phase detector signal based on the divided reference signal and the divided feedback signal; a loop compensation filter portion operable to output a tuning signal based on the phase detector signal; and a voltage controlled oscillator portion operable to output the output signal based on the tuning signal, a first switch operable to be in one of a first open position and a first closed position; and a second switch operable to be in one of a second open position and a second closed position, wherein said phase detector portion is further operable to change the phase detector signal based on said input divider portion receiving the control signal and said feedback divider portion receiving the control signal, and further based on the control signal and a rising edge of a clock pulse; wherein said loop compensation filter portion comprises a first filter portion, a second filter portion and an operational amplifier portion; wherein said operational amplifier portion comprises a first input and a second input, wherein said first filter portion is operable to pass a first portion of the phase detector signal to the first input, wherein said second filter portion is operable to pass a second portion of the phase detector signal to the second input, and wherein said operational amplifier portion is operable to output the tuning signal based on a difference between the first portion of the phase detector signal and the second portion of the phase detector signal; wherein said first filter portion comprises a first capacitor operable to store a first charge, and wherein said second filter portion comprises a second capacitor operable to store a second charge; wherein when said first switch is in the first open position, said first capacitor is operable to maintain the first charge, wherein when said second switch is in the second open position, said second capacitor is operable to maintain the second charge, wherein when said first switch is in the first closed position, a first direct current path to ground is provided to said first capacitor, and wherein when said second switch is in the second closed position, a second direct current path to ground is provided to said second capacitor. - View Dependent Claims (2, 3)
-
-
4. A circuit for use with a clock signal having a plurality of clock pulses, each clock pulse having a rising edge and a falling edge, said circuit being operable to receive a reference signal and to output an output signal, said circuit comprising:
-
an input divider portion arranged to receive the reference signal and operable to output a divided reference signal; a feedback divider portion arranged to receive the output signal and operable to output a divided feedback signal; a loop compensation filter portion having a first filter portion, a second filter portion and an operational amplifier portion; a first switch operable to be in one of a first open position and a first closed position; and a second switch operable to be in one of a second open position and a second closed position, a phase detector portion operable to output a phase detector signal based on the divided reference signal and the divided feedback signal; and a voltage controlled oscillator portion operable to output the output signal based on the phase detector signal, wherein said input divider portion is further arranged to receive a CLRZ signal based on a rising edge of a pulse within the clock signal and is further operable to be enabled to output the divided reference signal based on the CLRZ signal, and wherein said feedback divider portion is further arranged to receive the CLRZ signal based on the rising edge of the pulse within the clock signal and is further operable to be enabled to output the divided feedback signal based on the CLRZ signal; wherein said operational amplifier portion comprises a first input and a second input, wherein said first filter portion is operable to pass a first portion of the phase detector signal to the first input, wherein said second filter portion is operable to pass a second portion of the phase detector signal to the second input, and wherein said operational amplifier portion is operable to output a tuning signal based on a difference between the first portion of the phase detector signal and the second portion of the phase detector signal; wherein said first filter portion comprises a first capacitor operable to store a first charge, and wherein said second filter portion comprises a second capacitor operable to store a second charge; wherein when said first switch is in the first open position, said first capacitor is operable to maintain the first charge, wherein when said second switch is in the second open position, said second capacitor is operable to maintain the second charge, wherein when said first switch is in the first closed position, a first direct current path to ground is provided to said first capacitor, and wherein when said second switch is in the second closed position, a second direct current path to ground is provided to said second capacitor. - View Dependent Claims (5)
wherein said feedback divider portion comprises a second programmable counter operable to divide the output signal by an integer N, where N>
0.
-
Specification