Integrated memory management and memory management method
First Claim
1. A memory management device connectable to a non-volatile main memory and a processor comprising:
- an acquiring unit acquiring logical addresses from the processor;
an address conversion unit converting logical addresses acquired by the acquiring unit into physical addresses of the non-volatile main memory; and
an access unit reading data from memory areas of the non-volatile main memory designated by physical addresses at reading, and writing data to memory areas of the non-volatile main memory designated by physical addresses at writing,wherein the non-volatile main memory includes at least two regions, and the access unit determines which region to write writing data based on access frequency information associated with the writing data.
5 Assignments
0 Petitions
Accused Products
Abstract
An integrated memory management device according to an example of the invention comprises an acquiring unit acquiring a read destination logical address from a processor, an address conversion unit converting the read destination logical address into a read destination physical address of a non-volatile main memory, an access unit reading, from the non-volatile main memory, data that corresponds to the read destination physical address and has a size that is equal to a block size or an integer multiple of the page size of the non-volatile main memory, and transmission unit transferring the read data to a cache memory of the processor having a cache size that depends on the block size or the integer multiple of the page size of the non-volatile main memory.
124 Citations
14 Claims
-
1. A memory management device connectable to a non-volatile main memory and a processor comprising:
-
an acquiring unit acquiring logical addresses from the processor; an address conversion unit converting logical addresses acquired by the acquiring unit into physical addresses of the non-volatile main memory; and an access unit reading data from memory areas of the non-volatile main memory designated by physical addresses at reading, and writing data to memory areas of the non-volatile main memory designated by physical addresses at writing, wherein the non-volatile main memory includes at least two regions, and the access unit determines which region to write writing data based on access frequency information associated with the writing data. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A memory unit comprising;
-
a plurality of non-volatile memory units formed on a substrate, wherein the non-volatile memory units are a main memory of the processor; and a memory management unit formed on the substrate and connected to the non-volatile memory units, and connectable to a processor, comprising, an acquiring unit acquiring logical addresses from the processor; an address conversion unit converting logical addresses acquired by the acquiring unit into physical addresses of the non-volatile memory units; and an access unit reading data from memory areas of the non-volatile memory units designated by physical addresses at reading, and writing data to memory areas of the non-volatile memory units designated by physical addresses at writing, wherein each non-volatile memory unit includes at least two regions and the access unit determines which region to write writing data based on access frequency information associated with the writing data and the memory management unit includes an RAID function for the non-volatile memory units, and a swap target non-volatile memory unit is able to swap when another non-volatile memory unit is operating. - View Dependent Claims (9)
-
-
10. A memory management method comprising:
-
acquiring logical addresses from a processor; converting logical addresses into physical addresses of a non-volatile main memory; and reading data from memory areas of the non-volatile main memory designated by physical addresses, or writing data to memory areas of the non-volatile main memory designated by physical addresses, wherein when writing data, determine which regions of the non-volatile main memory to write writing data based on access frequency information associated with the writing data. - View Dependent Claims (11, 12, 13, 14)
-
Specification