Multiple chips bonded to packaging structure with low noise and multiple selectable functions
First Claim
Patent Images
1. A chip package comprising:
- a first circuit substrate comprising a first pad at a top side of said first circuit substrate;
a first solder ball contacting a bottom side of said first circuit substrate;
a first chip over said top side of said first circuit substrate, wherein said first chip is connected to said first pad;
a second chip over said first chip; and
a portion over said top side of said first circuit substrate and over said first and second chips, wherein said portion comprises a second circuit substrate over said top side of said first circuit substrate and over said first and second chips, a third chip over a top side of said second circuit substrate, a second solder ball having a top end contacting a bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate, and a third solder ball having a top end contacting said bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate, wherein said second circuit substrate comprises a second pad at said top side of said second circuit substrate, wherein said third chip is connected to said second pad, wherein said first and second chips are directly horizontally between said second and third solder balls, wherein said first and second chips are between said top side of said first circuit substrate and said bottom side of said second circuit substrate.
3 Assignments
0 Petitions
Accused Products
Abstract
The package includes a substrate, a first chip, a second chip, multiple first bumps and multiple second bumps. The substrate has a first region and a second region. The first region is substantially coplanar with the second region. The first bumps connect the first chip and the second chip. The second bumps connect the first chip and the second region of the substrate, wherein the second chip is over the first region of the substrate. The second bumps have a height greater than that of the first bumps plus the second chip. The substrate does not have an opening accommodating the second chip. The first bumps may be gold bumps or solder bumps. The second bumps may be solder bumps.
-
Citations
34 Claims
-
1. A chip package comprising:
-
a first circuit substrate comprising a first pad at a top side of said first circuit substrate; a first solder ball contacting a bottom side of said first circuit substrate; a first chip over said top side of said first circuit substrate, wherein said first chip is connected to said first pad; a second chip over said first chip; and a portion over said top side of said first circuit substrate and over said first and second chips, wherein said portion comprises a second circuit substrate over said top side of said first circuit substrate and over said first and second chips, a third chip over a top side of said second circuit substrate, a second solder ball having a top end contacting a bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate, and a third solder ball having a top end contacting said bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate, wherein said second circuit substrate comprises a second pad at said top side of said second circuit substrate, wherein said third chip is connected to said second pad, wherein said first and second chips are directly horizontally between said second and third solder balls, wherein said first and second chips are between said top side of said first circuit substrate and said bottom side of said second circuit substrate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 27, 28)
-
-
8. A chip package comprising:
-
a first circuit substrate comprising a first pad at a top side of said first circuit substrate; a first solder ball contacting a bottom side of said first circuit substrate; a first chip over said top side of said first circuit substrate, wherein said first chip is connected to said first pad; a second chip over said first chip; a second circuit substrate over said top side of said first circuit substrate and over said first and second chips, wherein said second circuit substrate comprises a second pad at a top side of said second circuit substrate, wherein said first and second chips are between said top side of said first circuit substrate and a bottom side of said second circuit substrate; a second solder ball having a top end contacting said bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate; a third solder ball having a top end contacting said bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate, wherein said first and second chips are directly horizontally between said second and third solder balls; a third chip over said top side of said second circuit substrate, wherein said third chip is connected to said second pad; and a fourth chip over said third chip. - View Dependent Claims (9, 10, 11, 12, 13, 14, 25, 29, 30, 31, 32)
-
-
15. A chip package comprising:
-
a portion comprising a first circuit substrate, a first solder ball contacting a bottom side of said first circuit substrate, and a first chip over a top side of said first circuit substrate, wherein said first chip is connected to a first pad of said first circuit substrate at said top side of said first circuit substrate; a second circuit substrate over said top side of said first circuit substrate and over said first chip, wherein said second circuit substrate comprises a second pad at a top side of said second circuit substrate, wherein said first chip is between said top side of said first circuit substrate and a bottom side of said second circuit substrate; a second solder ball having a top end contacting said bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate; a third solder ball having a top end contacting said bottom side of said second circuit substrate and a bottom end contacting said top side of said first circuit substrate, wherein said first chip is directly horizontally between said second and third solder balls; a second chip over said top side of said second circuit substrate, wherein said second chip is connected to said second pad; and a third chip over said second chip wherein said second solder ball has a height greater than a vertical distance between a top side of said second chip and a bottom side of said third chip. - View Dependent Claims (16, 17, 18, 19, 20, 26)
-
-
21. A chip package comprising:
-
a circuit substrate; a first metal bump contacting a bottom side of said circuit substrate; a first chip over a top side of said circuit substrate; a second metal bump between a top side of said circuit substrate and a bottom side of said first chip, wherein said second metal bump has a top end contacting said bottom side of said first chip and a bottom end contacting said top side of said circuit substrate; a second chip over said first chip and said top side of said circuit substrate; a third chip over said second chip and said top side of said circuit substrate; a third metal bump between a top side of said second chip and a bottom side of said third chip, wherein said third metal bump has a bottom end contacting said top side of said chip; a fourth chip over said third chip and said top side of said circuit substrate; and a fourth metal bump between a top side of said third chip and said fourth chip, wherein said fourth metal bump has a bottom end contacting said top side of said third chip, wherein said first metal bump has a height greater than that of said second metal bump, than that of said third metal bump, than that of said fourth metal bump and than a vertical distance between a top side of said first chip and a bottom side of said second chip. - View Dependent Claims (22, 23, 24, 33, 34)
-
Specification