Correction of single event upset error within sequential storage circuitry of an integrated circuit
First Claim
1. Sequential storage circuitry for an integrated circuit, comprising:
- storage circuitry comprising;
a first storage element for storing, during a first phase of a clock signal, a first indication of an input data value received by said sequential storage circuitry;
a second storage element coupled to an output of said first storage element, for storing a second indication of said input data value during a second phase of said clock signal; and
error detection circuitry for detecting a single event upset error in any of said first and second storage elements comprising;
two additional storage elements for storing third and fourth indications of said input data value respectively in response to a pulse signal derived from said clock signal;
comparison circuitry for comparing said third and fourth indications of said input data value; and
further comparison circuitry for comparing during a first phase of said clock signal said first indication and at least one of said third and fourth indications, and for comparing during a second phase of said clock signal said second indication and at least one of said third and fourth indications; and
output circuitry for correcting any detected errors in said storage circuitry and for outputting an output value;
said output circuitry being responsive to no match by said comparison circuitry to output said first indication during a first phase of said clock signal and said second indication during said second phase of said clock signal, andsaid output circuitry being responsive to a match by said comparison circuitry to output a value in dependence upon comparisons performed by said further comparison circuitry;
said output circuitry being responsive to a match by said further comparison circuitry during a first phase of said clock signal to output said first indication during said first clock cycle and to a no match to output an inverted value of said first indication; and
said output circuitry being responsive to a match by said further comparison circuitry during a second phase of said clock signal to output said second indication during said second phase of said clock signal and to a no match to output an inverted value of said second indication.
1 Assignment
0 Petitions
Accused Products
Abstract
Sequential storage circuitry includes first and second storage elements storing first and second indications of input data values received by the circuitry during first and second phases of a clock signal. Error detection circuitry detects a single event upset error in any of the first and second storage elements. Two additional storage elements are provided for storing third and fourth indications of the input data value respectively in response to a pulse signal derived from the clock signal. Included is comparison circuitry for comparing the third and fourth indications of the input data value and further comparison circuitry for comparing, during a first phase of the clock signal, the first indication and at least one of the third and fourth indications, and for comparing, during a second phase of the clock signal, the second indication and at least one of the third and fourth indications.
-
Citations
15 Claims
-
1. Sequential storage circuitry for an integrated circuit, comprising:
-
storage circuitry comprising; a first storage element for storing, during a first phase of a clock signal, a first indication of an input data value received by said sequential storage circuitry; a second storage element coupled to an output of said first storage element, for storing a second indication of said input data value during a second phase of said clock signal; and error detection circuitry for detecting a single event upset error in any of said first and second storage elements comprising; two additional storage elements for storing third and fourth indications of said input data value respectively in response to a pulse signal derived from said clock signal; comparison circuitry for comparing said third and fourth indications of said input data value; and further comparison circuitry for comparing during a first phase of said clock signal said first indication and at least one of said third and fourth indications, and for comparing during a second phase of said clock signal said second indication and at least one of said third and fourth indications; and output circuitry for correcting any detected errors in said storage circuitry and for outputting an output value; said output circuitry being responsive to no match by said comparison circuitry to output said first indication during a first phase of said clock signal and said second indication during said second phase of said clock signal, and said output circuitry being responsive to a match by said comparison circuitry to output a value in dependence upon comparisons performed by said further comparison circuitry; said output circuitry being responsive to a match by said further comparison circuitry during a first phase of said clock signal to output said first indication during said first clock cycle and to a no match to output an inverted value of said first indication; and said output circuitry being responsive to a match by said further comparison circuitry during a second phase of said clock signal to output said second indication during said second phase of said clock signal and to a no match to output an inverted value of said second indication. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method of correcting a single event upset error in sequential storage circuitry of an integrated circuit, said sequential storage circuitry of said integrated circuitry comprising a first storage element and a second storage element coupled to an output of said first storage element, and a third and fourth storage element the method comprising the steps of:
-
storing in said first storage element during a first phase of a clock signal, a first indication of an input data value received by said sequential storage circuitry; storing in said second storage element during a second phase of said clock signal a second indication of said input data value; storing in said third and fourth storage elements on occurrence of a pulse signal derived from said clock signal, a respective third and fourth indication of said input data value; detecting a single event upset error in any of said storage elements by; (i) comparing said third and fourth indication and in response to a difference detecting said single event upset error is in said third or fourth storage elements; (ii) comparing during said first phase of said clock signal said input data value as indicated by said first indication and at least one of said third and fourth indication of said input value and if there is a difference and step (i) found no difference, detecting said single event upset error is in said first storage element; and (iii) comparing during said second phase of said clock signal said input data value as indicated by said second indication and at least one of said third and fourth indication of said input value and if there is a difference and step (i) found no difference, detecting said single event upset error is in said second storage element; and correcting in an output value a detected single event upset error in said first or second storage elements and outputting said output value by; during said first phase of said clock signal either; outputting said first indication of said input value in response to detection of no single event upset error in said first storage element;
oroutputting an inverted value of said first indication of said input value in response to detection of a single event upset error in said first storage element; and during said second phase of said clock signal either; outputting said second indication of said input value in response to detection of no single event upset error in said second storage element;
oroutputting an inverted value of said second indication of said input value in response to detection of no single event upset error in said second storage element.
-
-
13. A sequential storage means comprising:
-
a storage means for storing an indication of data received in a first storage element during a first phase of a clock signal, and for storing an indication of said data in a second storage element during a second phase of said clock signal; a further third and fourth storage means for storing an indication of said data in response to a pulse signal derived from said clock signal; error detecting means for detecting a single event upset error in said storage means by; detecting said single event upset error in said third or fourth storage means if there is a difference in said stored value; and
if there is no differencedetecting said single event upset error in said first storage element if during said first phase of said clock signal there is a difference in said stored value and at least one of said stored values in said third and fourth storage means; and detecting said single event upset error in said second storage element if during said second phase of said clock signal there is a difference in said stored value and at least one of said stored values in said third and fourth storage means; and output means for correcting in an output value said single event upset error occurring in said first or second storage elements and outputting said output value, said output means comprising; correction means for inverting a value output by said storage means in response to detection of a single event upset error in either said first or said second storage elements and not inverting said value in response to no detection of said single event upset error. - View Dependent Claims (14, 15)
-
Specification