Transceiver with controller for authentication
First Claim
Patent Images
1. A transceiver comprising:
- an electrical interface configured to receive outgoing data signals from a host coupled to the transceiver and transmit incoming data signals to the host;
a fiber optic transmitter configured to transmit the outgoing data signals received from the host via the electrical interface;
a fiber optic receiver configured to receive the incoming data signals from an external device over a network communications channel; and
a controller configured to encrypt a string and supply the encrypted string to the host via the electrical interface to authenticate the transceiver,authentication of the transceiver being contingent upon whether or not the transceiver has been certified as meeting a specified quality standard;
wherein the controller comprises;
a data bus;
a central processing unit (CPU) coupled to the data bus;
a voltage clock reset module and sleep mode logic sensors/filters and voltage regulator module coupled to the CPU;
a read only memory (ROM), a random access memory (RAM), an electrically erasable and programmable read only memory (EEPROM) and a cryptography module coupled to the data bus; and
an interrupt module, a timer module, a cyclic redundancy check (CRC) module, a random number generator, an inter-integrated circuit (I2C) receiver-transmitter, and a phase-locked loop (PLL) coupled to the data bus.
7 Assignments
0 Petitions
Accused Products
Abstract
A transceiver comprises a transmitter configured to transmit data signals, a receiver configured to receive data signals, and a controller configured to encrypt a string and supply the encrypted string to authenticate the transceiver.
95 Citations
32 Claims
-
1. A transceiver comprising:
-
an electrical interface configured to receive outgoing data signals from a host coupled to the transceiver and transmit incoming data signals to the host; a fiber optic transmitter configured to transmit the outgoing data signals received from the host via the electrical interface; a fiber optic receiver configured to receive the incoming data signals from an external device over a network communications channel; and a controller configured to encrypt a string and supply the encrypted string to the host via the electrical interface to authenticate the transceiver, authentication of the transceiver being contingent upon whether or not the transceiver has been certified as meeting a specified quality standard; wherein the controller comprises; a data bus;
a central processing unit (CPU) coupled to the data bus;a voltage clock reset module and sleep mode logic sensors/filters and voltage regulator module coupled to the CPU; a read only memory (ROM), a random access memory (RAM), an electrically erasable and programmable read only memory (EEPROM) and a cryptography module coupled to the data bus; and an interrupt module, a timer module, a cyclic redundancy check (CRC) module, a random number generator, an inter-integrated circuit (I2C) receiver-transmitter, and a phase-locked loop (PLL) coupled to the data bus. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A network system comprising:
-
a host; an interface electrically coupled to the host; and a transceiver comprising; a transmitter configured to transmit data signals; a receiver configured to receive data signals; and a controller configured to encrypt a string and to communicate the encrypted string to the host through the interface to authenticate the transceiver with the host, authentication of the transceiver being contingent upon whether or not the transceiver has been certified as meeting a specified quality standard, wherein the controller is configured to encrypt the string using a host-selectable one of a plurality of transceiver private encryption keys stored in the transceiver; wherein the controller comprises; a data bus; a central processing unit (CPU) coupled to the data bus; a read only memory (ROM), a random access memory (RAM), an electrically erasable and programmable read only memory (EEPROM) and a cryptography module coupled to the data bus; a voltage clock reset module and sleep mode logic sensors/filters and voltage regulator module coupled to the CPU; and an interrupt module, a timer module, a cyclic redundancy check (CRC) module, a random number generator, an inter-integrated circuit (I2C) receiver-transmitter, and a phase-locked loop (PLL) coupled to the data bus. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A transceiver comprising:
-
a transmitter configured and arranged to transmit data signals to an external device over a network connection in response to commands from a local host; a receiver configured and arranged to receive data signals from the external device over the network connection and to pass corresponding data signals to the local host; and a controller in communication with the transmitter and the receiver and configured and arranged to communicate with the local host over a local communication link to authenticate the transceiver with the local host, wherein; the controller stores a first unique transceiver-specific public key/private key pair for authentication, the first unique transceiver-specific public key/private key corresponds with a manufacturer of the transceiver, the first unique transceiver-specific public key/private key pair is selectable by the local host from a plurality of transceiver-specific public key/private key pairs stored on the transceiver, and the controller comprises; a data bus; a central processing unit (CPU) coupled to the data bus; a voltage clock reset module and sleep mode logic sensors/filters and voltage regulator module coupled to the CPU; a read only memory (ROM), a random access memory (RAM), an electrically erasable and programmable read only memory (EEPROM) and a cryptography module coupled to the data bus; and an interrupt module, a timer module, a cyclic redundancy check (CRC) module, a random number generator, an inter-integrated circuit (I2C) receiver-transmitter, and a phase-locked loop (PLL) coupled to the data bus. - View Dependent Claims (22, 23)
-
-
24. A fiber optic transceiver comprising:
-
a transmitter configured to transmit data signals to an external device over a network communications channel, the transmitted data signals being representative of data received from a local host; a receiver configured to receive data signals from the network communications channel and transmitting corresponding signals representative of the received data signals to the local host; a controller configured to authenticate the fiber optic transceiver to the local host upon installation of the fiber optic transceiver without using the network communications channel, the controller enabling the host to determine whether or not the fiber optic transceiver is a cloned transceiver; and a plurality of local host-selectable transceiver private encryption keys stored in the fiber optic transceiver; wherein the controller comprises; a data bus; a central processing unit (CPU) coupled to the data bus; a data storage device coupled to the data bus, wherein the data storage device comprises a read only memory (ROM), a random access memory (RAM), and an electrically erasable and programmable read only memory (EEPROM); a cryptography module coupled to the data bus; a voltage clock reset module and sleep mode logic sensors/filters and voltage regulator module coupled to the CPU; and an interrupt module, a timer module, a cyclic redundancy check (CRC) module, a random number generator, an inter-integrated circuit (I2C) receiver-transmitter, and a phase-locked loop (PLL) coupled to the data bus. - View Dependent Claims (25, 26, 27)
-
-
28. A method for authenticating a transceiver in a system comprising:
-
installing a transceiver in the system so that the transceiver is in communication with a local host; receiving, at the transceiver, a selection by the local host of one of a plurality of transceiver private encryption keys stored in the transceiver; sending an authentication signal from the transceiver to the local host, the authentication signal including an encrypted transceiver public encryption key corresponding to the host-selected one of the plurality of transceiver private encryption keys, the encrypted transceiver public encryption key being encrypted with a public key of an issuing authority; analyzing the authentication signal in the local host by decrypting the authentication signal using the public key of the issuing authority to obtain, at the host, the transceiver public encryption key; generating an authentication string in the local host; sending the authentication string from the lost host to the transceiver; encrypting, at the transceiver, the authentication string using the host-selected one of the plurality of transceiver private encryption keys; sending the encrypted authentication string from the transceiver to the local host; decrypting the encrypted authentication string at the local host using the transceiver public encryption key to generate a decrypted authentication string; determining whether the transceiver is authenticate by comparing the authentication string generated in the local host to the decrypted authentication string; and selecting, at the local host, one of accepting and rejecting the transceiver based upon the determination, wherein; the local host accepts the transceiver and uses the accepted transceiver for data communications with a remote external device over a network connection if the transceiver is determined by the local host to be authentic; and the local host rejects the transceiver for data communications with the remote external device if the transceiver is determined by the local host to be inauthentic.
-
-
29. A method for authenticating a transceiver, comprising:
-
plugging a transceiver into a corresponding receptacle of a local host to electrically couple the transceiver to the local host through a communication link, the transceiver comprising a plurality of transceiver specific public key/private key pairs and each of the transceiver specific public keys being encrypted with a different one of a plurality of private keys of an issuing authority; requesting, by the local host, a particular one of the encrypted transceiver specific public keys from the transceiver; passing the particular one of the encrypted transceiver specific public keys from the transceiver to the local host by way of the communication link; and decrypting the particular one of the encrypted transceiver specific public keys in the local host using a corresponding public key of the issuing authority to obtain a particular transceiver specific public key; wherein the transceiver comprises a controller, and wherein the controller comprises; a data bus; a central processing unit (CPU) coupled to the data bus; a voltage clock reset module and sleep mode logic sensors/filters and voltage regulator module coupled to the CPU; a read only memory (ROM), a random access memory (RAM), an electrically erasable and programmable read only memory (EEPROM) and a cryptography module coupled to the data bus; and an interrupt module, a timer module, a cyclic redundancy check (CRC) module, a random number generator, an inter-integrated circuit (I2C) receiver-transmitter, and a phase-locked loop (PLL) coupled to the data bus. - View Dependent Claims (30, 31, 32)
-
Specification