Cache architecture with distributed state bits
First Claim
1. A method, comprising:
- enabling state bits of a pseudo least recently used (LRU) scheme of a cache memory device, wherein the state bits comprise root-node bits and lower-node bits for cache lines of the cache memory device, wherein further the lower-node bits are distributed in a plurality of structures of the cache memory device;
disabling bits of a data structure of the cache memory device to reduce power consumption; and
disabling state bits associated with the data structure, wherein the disabling the state bits comprises switching a plurality of the lower-node bits associated with the data structure.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments that that distribute replacement policy bits and operate the bits in cache memories, such as non-uniform cache access (NUCA) caches, are contemplated. An embodiment may comprise a computing device, such as a computer having multiple processors or multiple cores, which has cache memory elements coupled with the multiple processors or cores. The cache memory device may track usage of cache lines by using a number of bits. For example, a controller of the cache memory may manipulate bits as part of a pseudo least recently used (LRU) system. Some of the bits may be in a centralized area of the cache. Other bits of the pseudo LRU system may be distributed across the cache. Distributing the bits across the cache may enable the system to conserve additional power by turning off the distributed bits.
-
Citations
20 Claims
-
1. A method, comprising:
-
enabling state bits of a pseudo least recently used (LRU) scheme of a cache memory device, wherein the state bits comprise root-node bits and lower-node bits for cache lines of the cache memory device, wherein further the lower-node bits are distributed in a plurality of structures of the cache memory device; disabling bits of a data structure of the cache memory device to reduce power consumption; and disabling state bits associated with the data structure, wherein the disabling the state bits comprises switching a plurality of the lower-node bits associated with the data structure. - View Dependent Claims (2, 3, 4, 5)
-
-
6. An apparatus, comprising:
-
a plurality of decentralized arrays of a cache memory, wherein state bits of a pseudo least recently used (LRU) scheme for the cache memory comprise root-node bits and lower-node bits, wherein further the lower-node bits are stored in the plurality of decentralized arrays; and a cache controller to turn off the lower-node bits to conserve power. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A system comprising:
-
a plurality of processors; a plurality of banks of a cache memory device coupled to the plurality of processors, wherein the cache memory device comprises a plurality of decentralized arrays; and a cache controller to set state bits of a pseudo least recently used (LRU) scheme for the plurality of banks, wherein the state bits comprise root-node bits and lower-node bits, wherein further the lower-node bits are stored in the plurality of decentralized arrays, wherein further the cache controller is configured to turn off at a portion of the plurality of decentralized arrays to conserve power. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification