Systems and methods for managing end of life in a solid state drive
First Claim
Patent Images
1. A solid state drive, the solid state drive comprising:
- a first number of memory portions each including a plurality of flash memory cells, wherein a second number of the first number of memory portions are addressable, and wherein a difference between the first number and the second number is an over provisioned number of memory portions;
a control circuit, wherein the controller circuit includes;
an unreliable block identification circuit, wherein the unreliable block identification circuit is operable to determine that one or more of the first number of memory portions is unreliable, and wherein upon determining that one or more of the first number of memory portions is unreliable the over provisioned number of memory portions is reduced; and
a partial failure indication circuit, wherein the partial failure indication circuit is operable to disallow write access to any of the memory portions upon determination that the over provisioned number of memory portions is less than or equal to a threshold level;
a time stamp circuit, wherein the time stamp circuit is operable to identify a first point in time when the partial failure indication circuit disallowed write access to the memory portions; and
an end of life indication circuit, wherein the end of life indication circuit is operable to estimate a second point in time when the ability to read one or more of the plurality of memory portions can no longer be guaranteed by adding a fixed time increment to the point in time, wherein the fixed time increment is a predefined estimate of how long data will remain readable in the memory cells after the first point in time.
10 Assignments
0 Petitions
Accused Products
Abstract
Various embodiments of the present invention provide systems and methods for managing solid state drives. As an example, a storage system is described that include at least a first flash memory block and a second flash memory block, and a control circuit. The first flash memory block and the second flash memory block are addressable in the storage system. The control circuit is operable to identify the first flash memory block as partially failed, receive a write request directed to the first flash memory block; and direct the write request to the second flash memory block.
102 Citations
18 Claims
-
1. A solid state drive, the solid state drive comprising:
-
a first number of memory portions each including a plurality of flash memory cells, wherein a second number of the first number of memory portions are addressable, and wherein a difference between the first number and the second number is an over provisioned number of memory portions; a control circuit, wherein the controller circuit includes; an unreliable block identification circuit, wherein the unreliable block identification circuit is operable to determine that one or more of the first number of memory portions is unreliable, and wherein upon determining that one or more of the first number of memory portions is unreliable the over provisioned number of memory portions is reduced; and a partial failure indication circuit, wherein the partial failure indication circuit is operable to disallow write access to any of the memory portions upon determination that the over provisioned number of memory portions is less than or equal to a threshold level; a time stamp circuit, wherein the time stamp circuit is operable to identify a first point in time when the partial failure indication circuit disallowed write access to the memory portions; and an end of life indication circuit, wherein the end of life indication circuit is operable to estimate a second point in time when the ability to read one or more of the plurality of memory portions can no longer be guaranteed by adding a fixed time increment to the point in time, wherein the fixed time increment is a predefined estimate of how long data will remain readable in the memory cells after the first point in time.
-
-
2. A storage device, the storage device comprising:
-
a plurality of flash memory cells; an unreliable block identification circuit operable to determine that a subset of the flash memory cells is unreliable; a partial failure indication circuit, wherein the partial failure indication circuit is operable to disallow write access to the subset of the flash memory cells determined as unreliable; a time stamp circuit operable to identify a first point in time when the partial failure indication circuit disallowed write access to the subset of the flash memory cells of the flash memory cells; and an end of life indication circuit, wherein the end of life indication circuit is operable to estimate a second point in time based at least in part on the first point in time, wherein the second point in time indicates when the ability to read one or more of the plurality of memory portions can no longer be guaranteed. - View Dependent Claims (3, 4, 5, 6, 7)
-
-
8. A storage system, the storage system comprising:
-
a first non-volatile memory portion and a second non-volatile memory portion, wherein the first non-volatile memory portion and the second non-volatile memory portion are addressable in the storage system; an unreliable block identification circuit, wherein the unreliable block identification circuit is operable to determine that the first non-volatile memory portion is unreliable; a failure indication circuit, wherein the failure indication circuit is operable to identify the first non-volatile memory portion as read only upon determination that a subset of the first non-volatile memory portion that is unreliable exceeds a threshold level; a time stamp circuit operable to identify a first point in time when the failure indication circuit identified the first non-volatile memory portion as read only; and an end of life indication circuit operable to estimate a second point in time based at least in part on the first point in time, wherein the second point in time is an estimated end of life of the first solid state drive. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
Specification