Nonvolatile memory device for preventing program disturbance and method of programming the nonvolatile memory device
First Claim
1. A nonvolatile memory device comprising:
- a memory cell array block comprising at least one cell string in which a plurality of memory cells are serially connected to a bit line;
a plurality of even word lines and odd word lines alternately connected to the plurality of memory cells; and
a word line driver configured to wait until a program verification read step has been performed on the memory cells and then drive the even word lines with a first voltage and then drive the odd word lines with the first voltage and then drop the even word lines to a voltage that is lower than the first voltage.
0 Assignments
0 Petitions
Accused Products
Abstract
A nonvolatile memory device for preventing program disturbances includes a memory cell array block, a word line driver, and a well bias control unit. The memory cell array block includes at least one cell string having a plurality of memory cells serially connected to a bit line and alternately connected to even word lines and odd word lines. After a program verification, the word line driver drives the even word lines with a first voltage and then the odd word lines with the first voltage to drop the even word line to a voltage lower than the first voltage. The well bias control unit floats a bias of a p-well formed by high voltage NMOS transistors that apply corresponding driving voltages to the even word lines and the odd word lines according to an operation mode of a program operation, a read operation, and an erase operation.
8 Citations
8 Claims
-
1. A nonvolatile memory device comprising:
-
a memory cell array block comprising at least one cell string in which a plurality of memory cells are serially connected to a bit line; a plurality of even word lines and odd word lines alternately connected to the plurality of memory cells; and a word line driver configured to wait until a program verification read step has been performed on the memory cells and then drive the even word lines with a first voltage and then drive the odd word lines with the first voltage and then drop the even word lines to a voltage that is lower than the first voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification