Entry/exit control to/from a low power state in a complex multi level memory system
First Claim
Patent Images
1. A power control apparatus comprising:
- a programmable global power controller, wherein said programmable global power controller is operable to reduce the power consumption in said logic blocks in response to detecting a lack of activity within said logic blocks;
a plurality of local power controllers; and
a plurality of logic blocks to be controlled, wherein at least one of said programmable global power controller and said plurality of local power controllers perform handshaking to determine the power status for at least one of said plurality of logic blocks and said plurality of local power controllers.
1 Assignment
0 Petitions
Accused Products
Abstract
An embedded megamodule and an embedded CPU enable power-saving through a combination of hardware and software. The CPU configures the power-down controller (PDC) logic within megamodule and can software trigger a low-power state of logic modules during processor IDLE periods. To wake from this power-down state, a system event is asserted to the CPU through the module interrupt controller. Thus the entry into a low-power state is software-driven during periods of inactivity and power restoration is on system activity that demands the attention of the CPU.
22 Citations
8 Claims
-
1. A power control apparatus comprising:
-
a programmable global power controller, wherein said programmable global power controller is operable to reduce the power consumption in said logic blocks in response to detecting a lack of activity within said logic blocks; a plurality of local power controllers; and a plurality of logic blocks to be controlled, wherein at least one of said programmable global power controller and said plurality of local power controllers perform handshaking to determine the power status for at least one of said plurality of logic blocks and said plurality of local power controllers. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method of power control comprising the steps of:
-
generating an idle signal; reducing the power consumption of the logic element associated with the idle signal utilizing a programmable global power controller, wherein said programmable global power controller is operable to reduce the power consumption in said logic blocks in response to detecting a lack of activity within said logic blocks, wherein at least one of said programmable global power controller and said plurality of local power controllers perform handshaking to determine the power status for at least one of said plurality of logic blocks and said plurality of local power controllers. - View Dependent Claims (7, 8)
-
Specification