Memory devices with enhanced isolation of memory cells, systems including same and methods of forming same
First Claim
Patent Images
1. A memory device comprising:
- at least a first memory cell and a second memory cell on a substrate, each memory cell comprising;
a first electrode;
a second electrode; and
a volume of variable resistance material between the first electrode and the second electrode;
a cavity disposed between the at least a first memory cell and the second memory cell;
a dielectric material extending over and between the at least a first memory cell and the second memory cell on a side thereof opposite the substrate, the dielectric material at least partially defining a boundary of the cavity; and
a passivation material over at least a portion of the volume of variable resistance material of each of the at least a first memory cell and the second memory cell, the passivation material partially defining the boundary of the cavity, wherein the cavity extends from a portion of the passivation material over the at least a portion of the volume of variable resistance material of the at least a first memory cell to a portion of the passivation material over the at least a portion of the volume of variable resistance material of the second memory cell.
2 Assignments
0 Petitions
Accused Products
Abstract
Memory cells of a memory device including a variable resistance material have a cavity between the memory cells. Electronic systems include such memory devices. Methods of forming a memory device include providing a cavity between memory cells of the memory device.
67 Citations
16 Claims
-
1. A memory device comprising:
-
at least a first memory cell and a second memory cell on a substrate, each memory cell comprising; a first electrode; a second electrode; and a volume of variable resistance material between the first electrode and the second electrode; a cavity disposed between the at least a first memory cell and the second memory cell; a dielectric material extending over and between the at least a first memory cell and the second memory cell on a side thereof opposite the substrate, the dielectric material at least partially defining a boundary of the cavity; and a passivation material over at least a portion of the volume of variable resistance material of each of the at least a first memory cell and the second memory cell, the passivation material partially defining the boundary of the cavity, wherein the cavity extends from a portion of the passivation material over the at least a portion of the volume of variable resistance material of the at least a first memory cell to a portion of the passivation material over the at least a portion of the volume of variable resistance material of the second memory cell. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A memory device comprising:
-
at least a first memory cell and a second memory cell on a substrate, each memory cell comprising; a first electrode; a second electrode; and a volume of variable resistance material between the first electrode and the second electrode; a cavity disposed between the at least a first memory cell and the second memory cell; and a dielectric material extending over and between the at least a first memory cell and the second memory cell on a side thereof opposite the substrate, the dielectric material at least partially defining a boundary of the cavity, wherein the first electrode and the second electrode of each of the at least a first memory cell and the second memory cell are disposed on a side of the volume of variable resistance material proximate the substrate. - View Dependent Claims (10)
-
-
11. A memory device comprising:
-
a vacuum cavity disposed between a volume of variable resistance material of a first memory cell and a volume of variable resistance material of a second memory cell; a non-conformal dielectric material extending over and between an end of each of the first memory cell and the second memory cell, the vacuum cavity at least partially bounded by the non-conformal dielectric material; and a dielectric material surrounding the volume of variable resistance material of the first memory cell and the volume of variable resistance material of the second memory cell, wherein at least a portion of the vacuum cavity extends from the dielectric material surrounding the volume of variable resistance material of the first memory cell to the dielectric material surrounding the volume of variable resistance material of the second memory cell. - View Dependent Claims (12)
-
-
13. A memory device comprising:
-
a substrate; a plurality of memory cells, at least two adjacent memory cells of the plurality each comprising; a first electrode disposed over the substrate; a second electrode; and a volume of variable resistance material disposed between the first electrode and the second electrode; a non-conformal dielectric material extending over and between a distal end of each of the at least two adjacent memory cells; a vacuum cavity disposed between the at least two adjacent memory cells and between the substrate and the non-conformal dielectric material; and a dielectric material surrounding the first electrode of each of the at least two adjacent memory cells of the plurality of memory cells, wherein the vacuum cavity extends from the dielectric material surrounding the first electrode of one memory cell of the at least two adjacent memory cells to the dielectric material surrounding the first electrode of another memory cell of the at least two adjacent memory cells of the plurality of memory cells. - View Dependent Claims (14, 15)
-
-
16. An electronic system comprising:
-
at least one electronic signal processor; at least one memory device configured to communicate electrically with the at least one electronic signal processor, the at least one memory device comprising; a plurality of memory cells, each memory cell of the plurality comprising; a first electrode; a second electrode; and a volume of variable resistance material disposed between the first electrode and the second electrode; and a vacuum cavity disposed between the volume of variable resistance material of a first memory cell of the plurality of memory cells and the volume of variable resistance material of a second memory cell of the plurality of memory cells; a dielectric material surrounding a portion of the volume of variable resistance material of each memory cell of the plurality of memory cells, wherein the vacuum cavity extends from the dielectric material surrounding the portion of the volume of variable resistance material of a first memory cell of the plurality of memory cells to the dielectric material surrounding the portion of the volume of variable resistance material of a second memory cell of the plurality of memory cells; and at least one of an input device and an output device configured to communicate electrically with the at least one electronic signal processor.
-
Specification