System and method for multiple-phase clock generation
First Claim
1. A system for divide-by-2 clock generation comprising:
- a plurality of latch pairs configured to form a loop, wherein the loop contains at least one latch pair of the plurality of latch pairs;
wherein a plurality of differential clock pairs is coupled to the plurality of latch pairs, the plurality of differential clock pairs have the same frequency, and the plurality of differential clock pairs have staggered phases;
wherein each of the plurality of differential clock pairs is coupled to one respective latch pair of the plurality of latch pairs;
wherein the loop contains all latch pairs of the plurality of latch pairs; and
wherein the plurality of the latch pairs consists of three latch pairs, and the plurality of differential clock pairs have 60-degree staggered phases.
5 Assignments
0 Petitions
Accused Products
Abstract
A system and method of clock generation to provide divided-by-2 clocks with prescribed phase shifts are disclosed. In a communication system with high-order harmonic mixing, the system requires LO signals with a set of prescribed phase shifts, such as 0°, 45°, 90°, and 135°, or 0°, 60° and 120°. Often, the clock generation system involves a divide-by-2 divider to derive the clock signals with the prescribed phase shifts. In a conventional implementation of the divide-by-2 divider, the system is subject to phase uncertainty in the output signal. Accordingly, a system comprises multiple latch pairs and respective differential clocks are used to generate the clocks with the set of correct prescribed phase shifts.
13 Citations
8 Claims
-
1. A system for divide-by-2 clock generation comprising:
-
a plurality of latch pairs configured to form a loop, wherein the loop contains at least one latch pair of the plurality of latch pairs; wherein a plurality of differential clock pairs is coupled to the plurality of latch pairs, the plurality of differential clock pairs have the same frequency, and the plurality of differential clock pairs have staggered phases; wherein each of the plurality of differential clock pairs is coupled to one respective latch pair of the plurality of latch pairs; wherein the loop contains all latch pairs of the plurality of latch pairs; and wherein the plurality of the latch pairs consists of three latch pairs, and the plurality of differential clock pairs have 60-degree staggered phases.
-
-
2. A system for divide-by-2 clock generation comprising:
-
a plurality of latch pairs configured to form a loop, wherein the loop contains at least one latch pair of the plurality of latch pairs; wherein a plurality of differential clock pairs is coupled to the plurality of latch pairs, the plurality of differential clock pairs have the same frequency, and the plurality of differential clock pairs have staggered phases; wherein each of the plurality of differential clock pairs is coupled to one respective latch pair of the plurality of latch pairs; and wherein the loop contains only one latch pair of the plurality of latch pairs, and the input of each of the remaining latch pairs of the plurality of latch pairs is coupled to the output of the only one latch pair in the loop. - View Dependent Claims (3, 4)
-
-
5. A method of generating divide-by-2 clocks, the method comprising:
-
providing a plurality of latch pairs; configuring the plurality of latch pairs to form a loop wherein the loop contains at least one latch pair of the plurality of latch pairs; and providing a plurality of differential clock pairs coupled to the plurality of latch pairs, wherein the plurality of differential clock pairs have the same frequency and the plurality of differential clock pairs have staggered phases; wherein each of the plurality of differential clock pairs is coupled to one respective latch pair of the plurality of latch pairs; wherein the loop contains all latch pairs of the plurality of latch pairs; and wherein the plurality of the latch pairs consists of three latch pairs, and the plurality of differential clock pairs have 60-degree staggered phases.
-
-
6. A method of generating divide-by-2 clocks, the method comprising:
-
providing a plurality of latch pairs; configuring the plurality of latch pairs to form a loop wherein the loop contains at least one latch pair of the plurality of latch pairs; and providing a plurality of differential clock pairs coupled to the plurality of latch pairs, wherein the plurality of differential clock pairs have the same frequency and the plurality of differential clock pairs have staggered phases; wherein each of the plurality of differential clock pairs is coupled to one respective latch pair of the plurality of latch pairs; and wherein the loop contains only one latch pair of the plurality of latch pairs, and the input of each of the remaining latch pairs of the plurality of latch pairs is coupled to the output of the only one latch pair in the loop. - View Dependent Claims (7, 8)
-
Specification