Adaptive memory scrub rate
First Claim
Patent Images
1. An apparatus, comprising:
- a memory including an error detection system (EDS) to detect an error event in the memory, where the error event involves at least one bit in the memory changing state erroneously;
a scrub logic to scrub the memory to correct an error in the memory; and
a scrub rate adaptive logic (SRAL) to selectively control a memory scrub frequency associated with the scrub logic based, at least in part, on a number of error events detected by the EDS during an error checking interval (ECI), wherein a duration of the ECI is varied based on the memory scrub frequency.
1 Assignment
0 Petitions
Accused Products
Abstract
In one embodiment an example apparatus includes a memory with an error detection system (EDS) that detects an error event in the memory. The error event involves at least one bit in the memory changing state erroneously. The apparatus also includes a scrub logic to scrub the memory and correct memory errors (e.g., bit errors). The apparatus also includes a scrub rate adaptive logic to selectively control a memory scrub frequency associated with the scrub logic where the control is based, at least in part, on a number of error events detected by the EDS during an interval of time. A memory scrub frequency is the rate that a memory is periodically scrubbed to remove errors.
-
Citations
20 Claims
-
1. An apparatus, comprising:
-
a memory including an error detection system (EDS) to detect an error event in the memory, where the error event involves at least one bit in the memory changing state erroneously; a scrub logic to scrub the memory to correct an error in the memory; and a scrub rate adaptive logic (SRAL) to selectively control a memory scrub frequency associated with the scrub logic based, at least in part, on a number of error events detected by the EDS during an error checking interval (ECI), wherein a duration of the ECI is varied based on the memory scrub frequency. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. Logic encoded in one or more non-transitory computer-readable media for execution and when executed operable to perform a method, the method comprising:
-
establishing a memory scrub frequency for a memory; establishing an error checking interval (ECI) during which a number of error events in the memory are to be counted to determine whether the memory scrub frequency will be modified, wherein a duration of the ECI is varied based on the memory scrub frequency; totaling the number of errors detected during the ECI; selectively decreasing the memory scrub frequency by a first scrub rate delta upon determining that a number of error events that occurred during the ECI are less than a minimum error threshold amount; and selectively increasing the memory scrub frequency by a second scrub rate delta upon determining that a number of error events that occurred during the ECI are greater than a maximum error threshold amount. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. A system, comprising:
-
means for detecting an error event in a memory, where the error event involves at least one bit in the memory changing state erroneously; means for scrubbing the memory, where scrubbing the memory corrects errors in the memory; and means for determining whether to change a scrub frequency of the memory based, at least in part, on a number of error events during an error checking interval (ECI), wherein a duration of the ECI is varied based on the memory scrub frequency.
-
Specification