Adaptable detection threshold for RFID tags and chips
First Claim
Patent Images
1. A dual threshold circuit of a Radio Frequency Identification (RFID) tag, comprising:
- an envelope detector configured to receive a modulated wireless RF input signal and further configured to derive an analog output signal responsive to the modulated wireless RF input signal;
a first slicer circuit configured to derive a first unfiltered digital output signal responsive to the analog output signal and to a first analog decision threshold;
a second slicer circuit configured to derive a second unfiltered digital output signal responsive to the analog output signal and to a second analog decision threshold;
a selection circuit configured to derive a filtered digital output signal by selecting one of the first and second unfiltered digital outputs;
a multiplexer of the selection circuit configured to select one of the first and second unfiltered digital outputs; and
a digital decision circuit for configuring the multiplexer to select one of the first and second unfiltered digital outputs based on a performance criterion.
1 Assignment
0 Petitions
Accused Products
Abstract
RFID tags, tag circuits, and methods are provided that reduce at least in part the distortion to received wireless signals, which is caused by interference in the environment. Two or more thresholds are used to digitize the received signal implemented by two or more demodulators. Multiple low pass and digital filters may be implemented with the demodulators, allowing removal of narrow pulses caused by the interference and reduction of beat tone amplitude.
79 Citations
16 Claims
-
1. A dual threshold circuit of a Radio Frequency Identification (RFID) tag, comprising:
-
an envelope detector configured to receive a modulated wireless RF input signal and further configured to derive an analog output signal responsive to the modulated wireless RF input signal; a first slicer circuit configured to derive a first unfiltered digital output signal responsive to the analog output signal and to a first analog decision threshold; a second slicer circuit configured to derive a second unfiltered digital output signal responsive to the analog output signal and to a second analog decision threshold; a selection circuit configured to derive a filtered digital output signal by selecting one of the first and second unfiltered digital outputs; a multiplexer of the selection circuit configured to select one of the first and second unfiltered digital outputs; and a digital decision circuit for configuring the multiplexer to select one of the first and second unfiltered digital outputs based on a performance criterion. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A dual threshold circuit for a circuit of a Radio Frequency Identification (RFID) tag, comprising:
-
an envelope detector configured to receive a modulated wireless RF input signal and further configured to derive an analog output signal responsive to the modulated wireless RF input signal; a first and a second slicer circuits configured to receive power until a performance criterion is met, the performance criterion signifying that a frame synch has been detected; a selection circuit configured to; select one of the first and second slicer circuits to generate an unfiltered digital output; discontinue applying power to the unselected one of the first and second slicer circuits; and derive a filtered digital output signal. - View Dependent Claims (13, 14, 15, 16)
-
Specification