Methods and apparatus for SRAM bit cell with low standby current, low supply voltage and high speed
First Claim
1. An apparatus, comprising:
- a semiconductor substrate; and
at least one SRAM bit cell formed in a portion of the semiconductor substrate;
wherein the at least one SRAM bit cell further comprises a first 6T storage cell comprising NMOS transistors having a first gate dielectric thickness and a read port comprising NMOS transistors having a second thinner gate dielectric thickness;
wherein the second thinner gate dielectric thickness is greater than 75% and less than 99% of the first gate dielectric thickness.
1 Assignment
0 Petitions
Accused Products
Abstract
Circuits and methods for providing an SRAM or CAM bit cell. In one embodiment, a bit cell portion with thicker gate oxides in the storage cell transistors, and thinner gate oxides in a read port section having transistors are disclosed. The use of the thick gate oxides in the storage cell transistors provides a stable storage of data and lower standby leakage current. The use of the thinner gate oxides in the read port transistors provides fast read accesses and allows a lower Vcc,min in the read port. The methods used to form the dual gate oxide thickness SRAM cells have process steps compatible with the existing semiconductor manufacturing processes. Embodiments using high k gate dielectrics, dual gate dielectric materials in a single bit cell, and using finFET and planar devices in a bit cell are described. Methods for forming the structures are disclosed.
-
Citations
18 Claims
-
1. An apparatus, comprising:
-
a semiconductor substrate; and at least one SRAM bit cell formed in a portion of the semiconductor substrate; wherein the at least one SRAM bit cell further comprises a first 6T storage cell comprising NMOS transistors having a first gate dielectric thickness and a read port comprising NMOS transistors having a second thinner gate dielectric thickness; wherein the second thinner gate dielectric thickness is greater than 75% and less than 99% of the first gate dielectric thickness. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. An integrated circuit, comprising:
-
a logic portion formed in a first portion of a semiconductor substrate and having transistors, including some transistors having gate dielectrics of a thin gate dielectric; and an SRAM array comprising; a plurality of SRAM bit cells, each comprising; an SRAM bit cell formed in a second portion of the semiconductor substrate; and the SRAM bit cell further comprising transistors having a thicker gate dielectric and additional transistors coupled to the thicker gate dielectric transistors and having the thin gate dielectric; wherein the thin gate dielectric has a thickness that is less than 95% of the thickness of the thicker gate dielectric. - View Dependent Claims (12, 13, 14)
-
-
15. An apparatus, comprising:
-
a semiconductor substrate; at least one content addressable memory (CAM) bit cell formed in a portion of the semiconductor substrate; a logic portion formed in a first portion of the semiconductor substrate apart from the portion of the semiconductor substrate comprising the CAM bit cell and having transistors, the transistors including some having gate dielectrics of a thin gate dielectric; wherein the CAM bit cell further comprises transistors having a first gate dielectric of a first thickness and additional transistors having a second thinner gate dielectric that is equal to the thin gate dielectric; and wherein the second thinner gate dielectric has a thickness greater than 75% and less than 99% of the first gate dielectric thickness. - View Dependent Claims (16, 17, 18)
-
Specification