Non-volatile memory device having vertical structure and method of operating the same
First Claim
Patent Images
1. A non-volatile memory device having a vertical structure, the non-volatile memory device comprising:
- a substrate;
a semiconductor pole formed on the substrate to extend vertically with respect to the substrate;
a NAND string formed on the substrate to extend vertically with respect to the substrate and along sidewalls of the semiconductor pole, the NAND string comprising a plurality of memory cells arranged in series and at least one pair of first selection transistors adjacent to the plurality of memory cells;
a plurality of word lines coupled to the plurality of memory cells of the NAND string; and
a first selection line commonly coupled to the at least one pair of first selection transistors of the NAND string.
1 Assignment
0 Petitions
Accused Products
Abstract
A non-volatile memory device having a vertical structure includes a NAND string having a vertical structure. The NAND string includes a plurality of memory cells, and at least one pair of first selection transistors arranged to be adjacent to a first end of the plurality of memory cells. A plurality of word lines are coupled to the plurality of memory cells of the NAND string. A first selection line is commonly connected to the at least one pair of first selection transistors of the NAND string.
-
Citations
10 Claims
-
1. A non-volatile memory device having a vertical structure, the non-volatile memory device comprising:
-
a substrate; a semiconductor pole formed on the substrate to extend vertically with respect to the substrate; a NAND string formed on the substrate to extend vertically with respect to the substrate and along sidewalls of the semiconductor pole, the NAND string comprising a plurality of memory cells arranged in series and at least one pair of first selection transistors adjacent to the plurality of memory cells; a plurality of word lines coupled to the plurality of memory cells of the NAND string; and a first selection line commonly coupled to the at least one pair of first selection transistors of the NAND string. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
Specification