ELUT: enhanced look-up table signal processing
First Claim
1. An electronic device implemented on a semiconductor chip, the electronic device, comprising:
- (a) an array of addressable registers storing a plurality of data;
(b) a plurality of input registers operatively connected to said array of addressable registers, wherein said input registers are configured to store an input command parameter and a plurality of operands;
wherein said operands include a plurality of address operands referencing at least one register of said array of addressable registers;
(c) processing circuitry configured to process, based on said input command parameter, said data;
wherein a single instance of a command accesses said at least one register of said array of addressable registers, and based on said input command parameter said processing circuitry for all of said address operands;
reads a datum of said data previously stored in said at least one register, updates said datum thereby producing an updated datum, and writes said updated datum into said at least one register;
(d) logic circuitry operatively attached between said input registers and said processing circuitry, said logic circuitry configured to provide a logical output signal to said processing circuitry indicating which if any of said address operands are identical thereby supporting at least two of said address operands being identical.
2 Assignments
0 Petitions
Accused Products
Abstract
An electronic device including an array of addressable registers storing data. An input register connected to the array stores an input command parameter (e.g an opcode of a command) and its associated operands in one or more input registers connected to the addressable register array. A single instance of a command accesses the at least one register of the array. Based on the input command parameter, the command for all of the address operands: reads a datum of the data previously stored in at least one register, updates the datum thereby producing an updated datum, and writes the updated datum into at least one register. The command has multiple address operands referencing the one or more registers and supports two or more of the address operands being identical. The device includes logic circuitry which provides a logical output signal to the processing circuitry indicating which, if any, of the address operands are identical. The processing circuitry based on the logical output, processes first any identical address operands prior to writing the updated datum into the at least one register so that a new instance of the command begins processing by the processing circuitry on a consecutive clock pulse and the command throughput is one command per clock pulse.
38 Citations
20 Claims
-
1. An electronic device implemented on a semiconductor chip, the electronic device, comprising:
-
(a) an array of addressable registers storing a plurality of data; (b) a plurality of input registers operatively connected to said array of addressable registers, wherein said input registers are configured to store an input command parameter and a plurality of operands;
wherein said operands include a plurality of address operands referencing at least one register of said array of addressable registers;(c) processing circuitry configured to process, based on said input command parameter, said data;
wherein a single instance of a command accesses said at least one register of said array of addressable registers, and based on said input command parameter said processing circuitry for all of said address operands;
reads a datum of said data previously stored in said at least one register, updates said datum thereby producing an updated datum, and writes said updated datum into said at least one register;(d) logic circuitry operatively attached between said input registers and said processing circuitry, said logic circuitry configured to provide a logical output signal to said processing circuitry indicating which if any of said address operands are identical thereby supporting at least two of said address operands being identical. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. An electronic device implemented on a semiconductor chip, the electronic device, comprising:
-
(a) a first array of addressable registers; (b) a plurality of input registers operatively connected to said first array;
wherein said input registers are adapted to store an input command parameter, a plurality of operands, and a size value; and(c) a second array of registers operatively connected to said first array;
wherein said operands reference said second array of registers;
wherein said registers of said second array are adapted to store a plurality of address operands referencing a plurality of locations of said first array and wherein the accessible area of said addressable registers is specified by said size value. - View Dependent Claims (13, 14, 15, 16, 17)
-
-
18. An electronic device implemented on a semiconductor chip, the electronic device comprising:
-
(a) an array of addressable registers; (b) a plurality of input registers operatively connected to said array of addressable registers, said input registers adapted to store an input command parameter and a plurality of operands;
wherein said operands include a plurality of address operands referencing at least one addressable register of said array of addressable registers;
wherein said input command parameter specifies a command;
wherein a single instance of said command accesses the at least one addressable register of the array;(c) processing circuitry which executes the command thereby accessing for all said address operands at least one of said addressable registers of said array, and based on said input command parameter writes a datum into said at least one register; and (d) a clock operatively attached to said processing circuitry provides a plurality of clock pulses, wherein the command throughput in number of commands processed per clock pulse is independent of the number of said address operands. - View Dependent Claims (19, 20)
-
Specification