Static random access memory with data controlled power supply
First Claim
Patent Images
1. A static random access memory with data controlled power supply, comprising:
- a memory cell circuit; and
at least one Write-assist circuit, for providing power to the memory cell circuit according to data to be written to the memory cell circuit, comprising;
a first switch device, having a first terminal coupled to a first column-based Write word-line, a second terminal coupled to a first predetermined voltage level and a third terminal to provide the power to the memory cell circuit; and
a second switch device, having a first terminal coupled to a second column-based Write word-line, a second terminal coupled to the first predetermined voltage level and a third terminal to provide the power to the memory cell circuit.
1 Assignment
0 Petitions
Accused Products
Abstract
A static random access memory with data controlled power supply, which comprises a memory cell circuit and at least one Write-assist circuit, for providing power to the memory cell circuit according to data to be written to the memory cell circuit.
-
Citations
19 Claims
-
1. A static random access memory with data controlled power supply, comprising:
-
a memory cell circuit; and at least one Write-assist circuit, for providing power to the memory cell circuit according to data to be written to the memory cell circuit, comprising; a first switch device, having a first terminal coupled to a first column-based Write word-line, a second terminal coupled to a first predetermined voltage level and a third terminal to provide the power to the memory cell circuit; and a second switch device, having a first terminal coupled to a second column-based Write word-line, a second terminal coupled to the first predetermined voltage level and a third terminal to provide the power to the memory cell circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A static random access memory with data controlled power supply, comprising:
-
a memory cell circuit; at least one Write-assist circuit, for providing power to the memory cell circuit according to data to be written to the memory cell circuit; a first switch device, having a first terminal coupled to the memory cell circuit, a second terminal coupled to the first column-based Write word-line via a first inverter coupled between the second terminal of the first switch device and the first column-based Write word-line, and a third terminal coupled to the first predetermined voltage level; a second switch device, having a first terminal coupled to the memory cell circuit, a second terminal coupled to the second column-based Write word-line via a second inverter coupled between the second terminal of the second switch device and the second column-based Write word-line, and a third terminal coupled to the first predetermined voltage level; a third switch device, having a first terminal coupled to the first predetermined voltage level, a second terminal coupled to the third terminal of the first switch device, and a third terminal coupled to the first terminal of the first switch device; and a fourth switch device, having a first terminal coupled to the first switch device, a second terminal coupled to the third terminal of the second switch device, and a third terminal coupled to the first terminal of the second switch device.
-
-
11. A static random access memory with data controlled power supply, comprising:
-
a memory cell circuit; and at least one Write-assist circuit, for providing power to the memory cell circuit according to data to be written to the memory cell circuit, comprising; a Write-Enable-Bar line; a first logic circuit, coupled to the Write-Enable-Bar line and a bit-line to generate a first control signal; a second logic unit, coupled to the Write-Enable-Bar line and the bit-line to generate a second control signal; a first switch device, having a first terminal receiving the first control signal, a second terminal coupled to the first predetermined voltage level and a third terminal to provide the power to the memory cell circuit; and a second switch device, having a first terminal receiving the second control signal, a second terminal coupled to the first predetermined voltage level and a third terminal to provide the power to the memory cell circuit. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
Specification