Clocked memory system with termination component
First Claim
1. A system comprising:
- a first memory device and a second memory device;
a first signal line coupled to the first memory device, the first signal line to provide first data, associated with a write command, to the first memory device;
a second signal line coupled to the second memory device, the second signal line to provide second data, associated with the write command, to the second memory device;
a termination component;
a control signal path coupled to the first memory device, the second memory device, and the termination component such that the write command propagating on the control signal path propagates past the first memory device and the second memory device before reaching the termination component; and
a third signal line to convey a clock signal that indicates when the write command propagating on the control signal path is to be sampled by the first memory device, wherein the clock signal also indicates when the write command propagating on the control signal path is to be sampled by the second memory device.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory system having first and second memory devices and a termination component. A first signal line is coupled to the first memory device to provide first data, associated with a write command, to the first memory device, and a second signal line coupled to the second memory device to provide second data, associated with the write command, to the second memory device. A control signal path is coupled to the first and second memory devices and the termination component such that the write command propagating on the control signal path propagates past the first memory device and the second memory device before reaching the termination component. A third signal line is provided to convey a clock signal that indicates when the write command propagating on the control signal path is to be sampled by the first and second memory devices.
270 Citations
11 Claims
-
1. A system comprising:
-
a first memory device and a second memory device; a first signal line coupled to the first memory device, the first signal line to provide first data, associated with a write command, to the first memory device; a second signal line coupled to the second memory device, the second signal line to provide second data, associated with the write command, to the second memory device; a termination component; a control signal path coupled to the first memory device, the second memory device, and the termination component such that the write command propagating on the control signal path propagates past the first memory device and the second memory device before reaching the termination component; and a third signal line to convey a clock signal that indicates when the write command propagating on the control signal path is to be sampled by the first memory device, wherein the clock signal also indicates when the write command propagating on the control signal path is to be sampled by the second memory device. - View Dependent Claims (2, 3)
-
-
4. A system comprising:
-
a rank of memory device including a first memory device and a second memory device; a first signal line coupled to the first memory device, the first signal line to provide first data, to be stored an array of the first memory device, in response to a write command; a second signal line coupled to the second memory device, the second signal line to provide second data, to be stored in an array of the second memory device, in response to the write command; a first termination component; and a control signal path coupled to the first memory device, the second memory device, and the first termination component such that the write command propagating on the control signal path propagates past the first memory device and the second memory device before reaching the first termination component. - View Dependent Claims (5, 6, 7, 8, 9)
-
-
10. A system comprising:
-
a first memory device and a second memory device; a first signal line coupled to the first memory device, the first signal line to provide first data, associated with a write command, to the first memory device; a second signal line coupled to the second memory device, the second signal line to provide second data, associated with the write command, to the second memory device; a control signal path coupled to the first memory device and the second memory device, such that the write command propagating on the control signal path propagates past the first memory device before reaching the second memory device; and a third signal line to carry a clock signal that indicates a first time at which the write command propagating on the control signal path is to be sampled by the first memory device, wherein the timing signal also indicates a second time at which the write command propagating on the control signal path is to be sampled by the second memory device, wherein the third signal line extends alongside the control signal path such that the clock signal propagates past the first memory device and the second memory device in the same order as the write command propagating on the control signal path. - View Dependent Claims (11)
-
Specification