Host controller
First Claim
Patent Images
1. A method for controlling a memory device, comprising:
- storing device class dependent information and a command in one or more of host system memory and host controller memory, wherein the device class dependent information is associated with a memory device external to a host system that includes the one or more of host system memory and host controller memory and the command is based on the device class dependent information;
setting a pointer to the command and the device class dependent information in a register in a host controller;
directing access of the memory device to the one or more of host system memory and host controller memory via the host controller, wherein the command is located in the one or more of host system memory and host controller memory using the pointer and transferred from the one or more of host system memory and host controller memory to the memory device via the host controller; and
executing the command with a memory device controller on the memory device.
8 Assignments
0 Petitions
Accused Products
Abstract
The present disclosure includes methods, devices, and systems for controlling a memory device. One method for controlling a memory device embodiment includes storing device class dependent information and a command in one or more of host system memory and host controller memory, setting a pointer to the command in a register in a host controller, directing access to the one or more of host system memory and host controller memory with the memory device via the host controller; and executing the command with the memory device.
29 Citations
51 Claims
-
1. A method for controlling a memory device, comprising:
-
storing device class dependent information and a command in one or more of host system memory and host controller memory, wherein the device class dependent information is associated with a memory device external to a host system that includes the one or more of host system memory and host controller memory and the command is based on the device class dependent information; setting a pointer to the command and the device class dependent information in a register in a host controller; directing access of the memory device to the one or more of host system memory and host controller memory via the host controller, wherein the command is located in the one or more of host system memory and host controller memory using the pointer and transferred from the one or more of host system memory and host controller memory to the memory device via the host controller; and executing the command with a memory device controller on the memory device. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for controlling a memory device, comprising:
-
storing device class dependent information and a command in one or more of host system memory and host controller memory, wherein the device class dependent information is associated with a memory device external to a host system that includes the one or more of host system memory and host controller memory and the command is based on the device class dependent information; setting a pointer to the command and the device class dependent information in a register in a host controller; directing access of the memory device to the one or more of host system memory and host controller memory via the host controller, wherein the command is located in the one or more of host system memory and host controller memory using the pointer and transferred from the one or more of host system memory and host controller memory to the memory device via the host controller; executing the command with a memory device controller on the memory device; and transferring data between the memory device and a hardware port. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18)
-
-
19. A method for operating a memory device, comprising:
-
storing device class independent information in one or more registers in a host controller; storing device class dependent information in a memory array; building a read command in the memory array with a host system processor based on the device class dependent information; setting a memory pointer in a register with the host system processor, wherein the memory pointer indicates the location of the read command in the memory array; locating the read command in the memory array via a host system controller by using the memory pointer; sending the read command from the memory array to the memory device via the host system controller, wherein the memory device is external to a host system that includes the memory array; and executing the read command with a memory device controller on the memory device by initiating a direct memory access (DMA) write from the memory device to the memory array with the memory device using a pointer in the one or more registers in the host controller to device class dependent information in the memory array. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26)
-
-
27. A method for operating a memory device, comprising:
-
storing device class independent information in registers in a host controller; storing device class dependent information in one or more of host system memory and host controller memory; building a write command with a host system processor in one or more of host system memory and host controller memory based on device class dependent information; setting a memory pointer in a register with the host system processor, wherein the memory pointer indicates the location of the write command in one or more of host system memory and host controller memory; notifying the memory device of the write command in the one or more of host system memory and host controller memory with the host system controller, wherein the memory device is external to a host system that includes the one or more of host system memory and host controller memory; locating the write command in the one or more of host system memory and host controller memory for the memory device via a host system controller by using the memory pointer; sending the write command from the one or more of host system memory and host controller memory to the memory device via the host system controller, wherein the memory device is external to a host system that includes the memory array; acting upon the notification of the write command by executing the write command with a memory device controller on the memory device; and initiating a direct memory access (DMA) read of write command data in the one or more of host system memory and host controller memory using a pointer in the registers in the host controller to device class dependent information in the one or more of host system memory and host controller memory and returning the write command data to the memory device with the memory device. - View Dependent Claims (28, 29, 30, 31)
-
-
32. A memory system, comprising:
-
one or more memory devices each coupled to at least one other of the one or more memory devices via a bus, wherein the one or more memory devices are external to a host system that includes system memory; a host controller coupled to one or more of the memory devices; a host processor, wherein the host processor is coupled to the host controller; and system memory, wherein device class dependent information is stored in the system memory, the host controller locates commands in the system memory using a pointer in a register in the host controller to the commands and device class dependent information stored in the system memory and transmits the commands that are built by the host processor in the system memory based on the device class dependent information to the one or more memory devices via the host controller, and the one or more memory devices execute the commands with a memory device controller on the one or more memory devices to read data from and/or write data to the one or more memory devices. - View Dependent Claims (33, 34, 35, 36, 37, 38, 39, 40)
-
-
41. A memory system, comprising:
-
one or more memory devices each coupled to at least one other of the one or more memory devices via a bus, wherein the one or more memory devices are external to a host system that includes system memory; a host controller, wherein the host controller includes host controller memory and is coupled to one or more of the memory devices; a host processor, wherein the host processor is coupled to the host controller; system memory, wherein device class dependent information is stored in the system memory and/or the host controller memory, the host controller locates commands in the system memory and/or host controller memory using a pointer in a register in the host controller to the commands and device class dependent information stored in the system memory and/or host controller memory, and transmits the commands that are based on device class dependent information and built by the host processor in the system memory and/or the host controller memory to the one or more memory devices, and the one or more memory devices that execute the commands with a memory device controller on the one or more memory devices to read data from and/or write data to the one or more memory devices. - View Dependent Claims (42, 43, 44, 45, 46)
-
-
47. A host controller device, comprising:
a host controller coupled to a number of memory devices, a host processor, and system memory, wherein device class dependent information is stored in the system memory and/or host controller memory, the host controller locates commands in the system memory and/or host controller memory using a pointer in a register in the host controller to the commands and device class dependent information stored in the system memory and/or host controller memory and transmits the commands that are based on device class dependent information and built by the host processor in the system memory and/or host controller memory to the number of memory devices external to the host controller device, and the number of memory devices that execute the commands with a memory device controller on the number of memory devices to read data from and/or write data to the number of memory devices. - View Dependent Claims (48, 49, 50, 51)
Specification