Peripheral interface alert message for downstream device
First Claim
Patent Images
1. A method comprising:
- receiving an upstream message generated by a downstream device, wherein the upstream message is received via a peripheral interface of an upstream device and does not require a response, wherein the peripheral interface is associated with a Peripheral Component Interconnect (PCI) Express bus; and
sending an alert message from the upstream device to the downstream device via the peripheral interface indicating that the received upstream message is corrupted by an error, such that the downstream device can generate;
debug information in response to the alert message, anddirectly output the debug information associated with the error for debugging the error,wherein the alert message comprises a PCI Express vendor-defined message type-1 packet associated with a peripheral device, and information associated with an uncorrectable error status register, and wherein the upstream device is operable to send a completion message to indicate that a request from the downstream device was not successful in addition to sending the alert message to the downstream device.
7 Assignments
0 Petitions
Accused Products
Abstract
According to some embodiments, a message generated by a downstream device is received at upstream device. The message may, for example, be received via a peripheral interface and may not require a response. It may then be determined that an error is associated with the message, and an alert message may be sent from the upstream device to the downstream device via the peripheral interface.
26 Citations
14 Claims
-
1. A method comprising:
-
receiving an upstream message generated by a downstream device, wherein the upstream message is received via a peripheral interface of an upstream device and does not require a response, wherein the peripheral interface is associated with a Peripheral Component Interconnect (PCI) Express bus; and sending an alert message from the upstream device to the downstream device via the peripheral interface indicating that the received upstream message is corrupted by an error, such that the downstream device can generate; debug information in response to the alert message, and directly output the debug information associated with the error for debugging the error, wherein the alert message comprises a PCI Express vendor-defined message type-1 packet associated with a peripheral device, and information associated with an uncorrectable error status register, and wherein the upstream device is operable to send a completion message to indicate that a request from the downstream device was not successful in addition to sending the alert message to the downstream device. - View Dependent Claims (2, 3)
-
-
4. A system comprising:
-
an endpoint device to transmit a request via a peripheral interface; a switch operable to; receive the request from the endpoint device, detect whether the request is corrupted by an error, and transmit an alert message to the endpoint via the peripheral interface, wherein the peripheral interface is associated with a Peripheral Component Interconnect (PCI) Express bus, and wherein the endpoint device is operable to; generate debug information in response to receiving the alert message by the endpoint device; and directly output the debug information associated with the error for debugging the error, wherein the alert message comprises a PCI Express vendor-defined message type-1 packet associated with a peripheral device, and information associated with an uncorrectable error status register, and a vendor-defined message packet, and wherein the switch is operable to send a completion message to indicate that the request was not successful in addition to sending the alert message to the endpoint device. - View Dependent Claims (5, 6, 7)
-
-
8. An apparatus comprising:
-
an output port to transmit a request to an upstream device, wherein the request does not require a response, and wherein the apparatus is to be coupled to the upstream device via an interface; an input port to receive an alert message from the upstream device via the interface in response to the upstream device detecting whether the request transmitted to the upstream device is corrupted, wherein the interface is associated with a Peripheral Component Interconnect (PCI) Express bus; a first logic operable to generate debug information in response to receiving the alert message by the downstream device; and a second logic operable to directly output the debug information associated with the error for debugging the error, wherein the alert message comprises a PCI Express vendor-defined message type-1 packet associated with a peripheral device, and information associated with an uncorrectable error status register, and wherein the upstream device is operable to send a completion message to indicate that the request was not successful in addition to sending the alert message. - View Dependent Claims (9, 10)
-
-
11. A method comprising:
-
transmitting an upstream message generated by a downstream device to a peripheral interface of an upstream device, wherein the peripheral interface is associated with a Peripheral Component Interconnect (PCI) Express bus, and wherein the upstream message does not require a response; receiving an alert message transmitted by the upstream device via the peripheral interface, wherein the alert message indicates that the transmitted upstream message is corrupted by an error; receiving a completion message transmitted from the upstream device to indicate that the upstream message was not successful in addition to receiving the alert message; generating debug information in response to receiving the alert message by the downstream device; and directly outputting, by the downstream device, the debug information associated with the error for debugging the error, wherein the alert message comprises a PCI Express vendor-defined message type-1 packet associated with a peripheral device, and information associated with an uncorrectable error status register. - View Dependent Claims (12, 13, 14)
-
Specification