Use of hashing function to distinguish random and repeat errors in a memory system
First Claim
1. A method, comprising:
- detecting single-bit errors in a memory module;
identifying each single-bit error as a random error or a repeat error;
counting each identified random error and each identified repeat error occurring in a time interval; and
generating an alert in response to a number of identified random errors reaching a random-error threshold or a number of identified repeat errors reaching a repeat-error threshold during the time interval, wherein the repeat-error threshold is lower than the random-error threshold.
2 Assignments
0 Petitions
Accused Products
Abstract
One embodiment provides an error detection method wherein single-bit errors in a memory module are detected and identified as being a random error or a repeat error. Each identified random error and each identified repeat error occurring in a time interval is counted. An alert is generated in response to a number of identified random errors reaching a random-error threshold or a number of identified repeat errors reaching a repeat-error threshold during the predefined interval. The repeat-error threshold is set lower than the random-error threshold. A hashing process may be applied to the memory address of each detected error to map the location of the error in the memory system to a corresponding location in an electronic table.
384 Citations
20 Claims
-
1. A method, comprising:
-
detecting single-bit errors in a memory module; identifying each single-bit error as a random error or a repeat error; counting each identified random error and each identified repeat error occurring in a time interval; and generating an alert in response to a number of identified random errors reaching a random-error threshold or a number of identified repeat errors reaching a repeat-error threshold during the time interval, wherein the repeat-error threshold is lower than the random-error threshold. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A memory system, comprising:
-
a memory controller including error detection control logic for detecting single-bit errors in the memory module; a random-error counter for counting random errors occurring during a time interval; a repeat-error counter for counting repeat errors occurring during the time interval; a threshold comparator for comparing the random-error counter against a random-error threshold and for comparing the repeat-error counter against a repeat-error threshold, wherein the repeat-error threshold is smaller than the random-error threshold; and an alert generator configured to generate an alert in response to the random-error counter reaching the random-error threshold or the repeat-error counter reaching the repeat-error threshold during the time interval. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A computer program product including computer usable program code embodied on a computer usable storage medium, the computer program product comprising:
-
computer usable program code for detecting single-bit errors in a memory module; computer usable program code for identifying each single-bit error as a random error or a repeat error; computer usable program code for counting each identified random error and each identified repeat error occurring in a time interval; and computer usable program code for generating an alert in response to a number of identified random errors reaching a random-error threshold or a number of identified repeat errors reaching a repeat-error threshold during the time interval, wherein the repeat-error threshold is lower than the random-error threshold. - View Dependent Claims (17, 18, 19, 20)
-
Specification