Reduced bottom roughness of stress buffering element of a semiconductor component
First Claim
1. A stress buffered semiconductor component, comprising:
- an electric circuit comprising a plurality of devices defined in a semiconductor substrate and an interconnection structure defined in one or more metal layers on the semiconductor substrate and protected by a passivation layer on top of the upper of the one or more metal layers, which passivation layer partially exposes an I/O pad being electrically connected to the electric circuit;
a stress buffering element adapted for absorbing stresses on the I/O pad;
an underbump metallization, electrically connected to the stress buffering element;
characterized in that a roughness of an interface between the stress buffering element and the passivation layer is lower than a roughness of an interface between the upper metal layer and the passivation layer.
10 Assignments
0 Petitions
Accused Products
Abstract
The present invention relates to a stress buffering package (49) for a semiconductor component, with a semiconductor substrate (52); an I/O pad (54), electrically connected to the semiconductor substrate (52); a stress buffering element (74) for absorbing stresses, electrically connected to the I/O pad (54); an underbump metallization (70), electrically connected to the stress buffering element (74); a solder ball (60), electrically connected to the underbump metallization (70); a metal element (61) between the solder ball (60) and the semiconductor substrate (52); a passivation layer (56, 58), which protects the semiconductor substrate (52) and the metal element (61) and which at least partially exposes the I/O pad (54); characterized in that a roughness of an interface between the stress buffering element (74) and the passivation layer (56, 58) is lower than a roughness of an interface between the metal element (61) and the passivation layer (56, 58). Furthermore the invention relates a method for manufacturing a stress buffering package (49) for a semiconductor component.
13 Citations
14 Claims
-
1. A stress buffered semiconductor component, comprising:
-
an electric circuit comprising a plurality of devices defined in a semiconductor substrate and an interconnection structure defined in one or more metal layers on the semiconductor substrate and protected by a passivation layer on top of the upper of the one or more metal layers, which passivation layer partially exposes an I/O pad being electrically connected to the electric circuit; a stress buffering element adapted for absorbing stresses on the I/O pad; an underbump metallization, electrically connected to the stress buffering element; characterized in that a roughness of an interface between the stress buffering element and the passivation layer is lower than a roughness of an interface between the upper metal layer and the passivation layer. - View Dependent Claims (2, 5, 6, 7, 8, 9, 10, 11, 13)
-
-
3. A stress buffered semiconductor component, comprising:
-
an electric circuit comprising a plurality of devices defined in a semiconductor substrate and an interconnection structure defined in one or more metal layers on the semiconductor substrate and protected by a passivation layer on top of the upper of the one or more metal layers, which passivation layer partially exposes an I/O pad being electrically connected to the electric circuit; a stress buffering element adapted for absorbing stresses on the I/O pad; an underbump metallization, electrically connected to the stress buffering element; characterized in that a roughness of an interface between the stress buffering element and the passivation layer is lower than a roughness of an interface between the upper metal layer and the passivation layer, and in that the passivation layer comprises a first layer in contact with the upper metal layer and a second layer that extends from the upper side of the first layer. - View Dependent Claims (4)
-
-
12. A stress buffered semiconductor component, comprising:
-
an electric circuit comprising a plurality of devices defined in a semiconductor substrate and an interconnection structure defined in one or more metal layers on the semiconductor substrate and protected by a passivation layer on top of the upper of the one or more metal layers, which passivation layer partially exposes an I/O pad being electrically connected to the electric circuit; a stress buffering element adapted for absorbing stresses on the I/O pad; an underbump metallization, electrically connected to the stress buffering element; characterized in that a roughness of an interface between the stress buffering element and the passivation layer is lower than a roughness of an interface between the upper metal layer and the passivation layer and, wherein the passivation layer includes a planarization layer for lowering the roughness of the interface between the stress buffering element and the passivation layer.
-
-
14. A stress buffered semiconductor component, comprising:
-
an electric circuit comprising a plurality of devices defined in a semiconductor substrate and an interconnection structure defined in one or more metal layers on the semiconductor substrate and protected by a passivation layer on top of the upper of the one or more metal layers, which passivation layer partially exposes an I/O pad being electrically connected to the electric circuit, the passivation layer including a first portion defined on top of an element in the upper one of the one or more metal layers and includes a second portion adjacent to the element; a stress buffering element adapted for absorbing stresses on the I/O pad; an underbump metallization, electrically connected to the stress buffering element; and characterized in that an upper surface of the first and second portions forming an angle that is less than 50 degrees, and a roughness of an interface between the stress buffering element and the passivation layer is lower than a roughness of an interface between the upper metal layer and the passivation layer.
-
Specification