Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements
First Claim
1. An integrated circuit for performing an operation having at least a simple computational function and a complex processing function, the circuit for performing an operation having at least a simple computational function and a complex processing function, the circuit comprising:
- a configurable simple computational unit including a plurality of heterogeneous computational elements coupled to each other via a first interconnection network to configure interconnections between selected ones of the computational elements in response to configuration information to perform the simple computational function of the operation, wherein the configured interconnections remain fixed during the performance of the simple computational function;
a configurable complex processing unit including a second plurality of heterogeneous computational elements coupled to each other via a second interconnection network to configure the interconnections between selected ones of the second plurality of computational elements in response to the configuration information to perform the complex processing function of the operation, wherein the configured interconnections remain fixed during the performance of the complex processing function; and
a third interconnection network coupled to the configurable simple computational unit and the configurable complex processing unit, the third interconnection network sending the configuration information to the simple computational unit and the complex processing unit.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations. The various fixed architectures are selected to comparatively minimize power consumption and increase performance of the adaptive computing integrated circuit, particularly suitable for mobile, hand-held or other battery-powered computing applications.
-
Citations
50 Claims
-
1. An integrated circuit for performing an operation having at least a simple computational function and a complex processing function, the circuit for performing an operation having at least a simple computational function and a complex processing function, the circuit comprising:
-
a configurable simple computational unit including a plurality of heterogeneous computational elements coupled to each other via a first interconnection network to configure interconnections between selected ones of the computational elements in response to configuration information to perform the simple computational function of the operation, wherein the configured interconnections remain fixed during the performance of the simple computational function; a configurable complex processing unit including a second plurality of heterogeneous computational elements coupled to each other via a second interconnection network to configure the interconnections between selected ones of the second plurality of computational elements in response to the configuration information to perform the complex processing function of the operation, wherein the configured interconnections remain fixed during the performance of the complex processing function; and a third interconnection network coupled to the configurable simple computational unit and the configurable complex processing unit, the third interconnection network sending the configuration information to the simple computational unit and the complex processing unit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
-
-
22. An integrated circuit for performing an operation having at least a simple bit level computational function and a complex word level processing function, the circuit comprising:
-
a configurable simple computational logic unit including a first computational architecture formed from a first plurality of heterogeneous computational elements coupled to each other via a first computational interconnection network to configure interconnections between selected ones of the first plurality of heterogeneous computational elements in response to configuration information to perform the simple bit level computational function of the operation, wherein the configured interconnections remain fixed during the performance of the simple bit level computational function; and a configurable complex processing unit including a second computational architecture formed from a second plurality of heterogeneous computational elements coupled to each other via a second interconnection network to configure interconnections between selected ones of the second plurality of computational elements in response to the configuration information to perform the complex word level processing function of the operation, wherein the configured interconnections remain fixed during the performance of the complex word level processing function, wherein the complex word level processing function is performed simultaneously with the simple bit level computational function. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35)
-
-
36. An integrated circuit for performing an operation having at least a simple computational function and a complex processing function, the circuit comprising:
-
a first configurable simple computational unit including a first plurality of heterogeneous computational elements forming a first computational architecture, the first plurality of heterogeneous computational elements each coupled to each other via a first interconnection network to configure interconnections between the computational elements in response to configuration information to perform the simple computational function of the operation, wherein the configured interconnections remain fixed during the performance of the simple computational function; and a second configurable complex processing unit including a second plurality of heterogeneous computational elements forming a second complex processing architecture, the second plurality of heterogeneous computational elements coupled to each other via a second interconnection network to configure interconnections between the computational elements in response to the configuration information to perform the complex processing function of the operation, wherein the configured interconnections remain fixed during the performance of the complex processing function, the second interconnection network reconfiguring the second configurable complex processing unit to perform another complex processing function by changing some of the interconnections between the heterogeneous computational elements in accordance to other configuration information. - View Dependent Claims (37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50)
-
Specification