Method of manufacturing vertical gallium nitride based light emitting diode
First Claim
Patent Images
1. A method of manufacturing a vertical GaN-based LED, comprising:
- forming a nitride-based buffer layer on a silicon substrate;
forming a p-type GaN layer on the nitride-based buffer layer;
sequentially forming an active layer and an n-type GaN layer on the p-type GaN layer;
forming an n-electrode on the n-type GaN layer;
forming a plating seed layer on the n-electrode;
forming a structure supporting layer on the plating seed layer;
removing the silicon substrate through wet etching and forming roughness on the entirety of a surface of the p-type GaN layer through over-etching;
forming a p-electrode on the p-type GaN layer having the roughness formed; and
forming a transparent conductive layer on the p-type GaN layer having the roughness formed thereon, prior to the forming of the p-electrode,wherein the removing the silicon substrate and the forming roughness on the entirety of the surface of the p-type GaN layer are performed in a single etching process of wet etching,wherein the p-type GaN layer has a thickness of more than 500 nm, andwherein the n-electrode is formed of Ta, Ti, Al, Ni and Au.
3 Assignments
0 Petitions
Accused Products
Abstract
A method of manufacturing a vertical GaN-based LED includes forming a nitride-based buffer layer on a silicon substrate; sequentially forming a p-type GaN layer, an active layer, and an n-type GaN layer on the nitride-based buffer layer; forming an n-electrode on the n-type GaN layer; forming a plating seed layer on the n-electrode; forming a structure supporting layer on the plating seed layer; removing the silicon substrate through wet etching and forming roughness on the surface of the p-type GaN layer through over-etching; and forming a p-electrode on the p-type GaN layer having the roughness formed.
-
Citations
11 Claims
-
1. A method of manufacturing a vertical GaN-based LED, comprising:
-
forming a nitride-based buffer layer on a silicon substrate; forming a p-type GaN layer on the nitride-based buffer layer; sequentially forming an active layer and an n-type GaN layer on the p-type GaN layer; forming an n-electrode on the n-type GaN layer; forming a plating seed layer on the n-electrode; forming a structure supporting layer on the plating seed layer; removing the silicon substrate through wet etching and forming roughness on the entirety of a surface of the p-type GaN layer through over-etching; forming a p-electrode on the p-type GaN layer having the roughness formed; and
forming a transparent conductive layer on the p-type GaN layer having the roughness formed thereon, prior to the forming of the p-electrode,wherein the removing the silicon substrate and the forming roughness on the entirety of the surface of the p-type GaN layer are performed in a single etching process of wet etching, wherein the p-type GaN layer has a thickness of more than 500 nm, and wherein the n-electrode is formed of Ta, Ti, Al, Ni and Au. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
Specification