Phase locked loop with charge pump
First Claim
1. A phase locked loop (PLL), comprising:
- a voltage controlled oscillator (VCO) configured to supply an output signal;
a phase frequency detector (PFD) configured to receive a reference frequency signal and to provide a first control signal;
a first charge pump configured to receive the first control signal and to provide a first voltage signal in order to control the VCO;
a second charge pump configured to receive the first control signal and to provide a second voltage signal; and
a comparator configured to receive a reference voltage signal, to compare the reference voltage signal and the second voltage signal, and to provide a second control signal,wherein the PFD is configured to adjust at least one side slope of the first control signal based on the second control signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A phase locked loop (PLL) includes a voltage controlled oscillator (VCO) configured to supply an output signal. A phase frequency detector (PFD) is configured to receive a reference frequency signal and to provide a first control signal. A first charge pump is configured to receive the first control signal and to provide a first voltage signal in order to control the VCO. A second charge pump is configured to receive the first control signal and to provide a second voltage signal. A comparator is configured to receive a reference voltage signal, to compare the reference voltage signal and the second voltage signal, and to provide a second control signal. The PFD is configured to adjust at least one side slope of the first control signal based on the second control signal.
28 Citations
20 Claims
-
1. A phase locked loop (PLL), comprising:
-
a voltage controlled oscillator (VCO) configured to supply an output signal; a phase frequency detector (PFD) configured to receive a reference frequency signal and to provide a first control signal; a first charge pump configured to receive the first control signal and to provide a first voltage signal in order to control the VCO; a second charge pump configured to receive the first control signal and to provide a second voltage signal; and a comparator configured to receive a reference voltage signal, to compare the reference voltage signal and the second voltage signal, and to provide a second control signal, wherein the PFD is configured to adjust at least one side slope of the first control signal based on the second control signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for a phase locked loop (PLL), comprising:
-
supplying a reference frequency signal to a phase frequency detector (PFD); the PFD providing a first control signal; a first charge pump receiving the first control signal; the first charge pump providing a first voltage signal; a second charge pump receiving the first control signal; the second charge pump providing a second voltage signal; a comparator receiving a reference voltage signal; the comparator providing a second control signal based on the reference voltage signal and the second voltage signal; the PFD adjusting at least one side slope of the first control signal based on the second control signal; and a voltage controlled oscillator (VCO) supplying an output signal based on the first voltage signal. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. A phase locked loop (PLL), comprising:
-
a voltage controlled oscillator (VCO) configured to supply an output signal; a phase frequency detector (PFD) configured to receive a reference frequency signal and to provide a first control signal; a frequency divider arranged to receive the output signal of the VCO and coupled to the PFD; a first charge pump configured to receive the first control signal and to provide a first voltage signal in order to control the VCO; a second charge pump configured to receive the first control signal and to provide a second voltage signal; a low pass filter coupled between the first charge pump and the VCO; and a comparator configured to receive a reference voltage signal, to compare the reference voltage signal and the second voltage signal, and to provide a second control signal, wherein the PFD is configured to adjust at least one side slope of the first control signal based on the second control signal.
-
Specification