×

Semiconductor memory having both volatile and non-volatile functionality and method of operating

  • US 8,391,066 B2
  • Filed: 09/13/2011
  • Issued: 03/05/2013
  • Est. Priority Date: 11/29/2006
  • Status: Active Grant
First Claim
Patent Images

1. A semiconductor memory cell comprising:

  • a floating body region configured to be charged to a level indicative of a state of the memory cell to store the state as volatile memory;

    a first region in electrical contact with said floating body region;

    a second region in electrical contact with said floating body region and spaced apart from said first region;

    a floating gate or trapping layer positioned between said first and second regions and configured to receive transfer of data stored as said volatile memory and store said data as nonvolatile memory indicative of said state of the memory cell; and

    a control gate positioned above the floating gate or trapping layer,wherein said charge stored in said floating body region determines a charge stored in said floating gate or trapping layer upon interruption of power to the memory cell.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×