Hybrid memory module
First Claim
1. A hybrid memory module, comprising:
- a plurality of super-stacks; and
a host interface configured to transmit data between the plurality of super-stacks and a memory controller,wherein each super-stack includes;
a respective plurality of sub-stacks, each of the sub-stacks including;
a respective sub-controller, a plurality of memory devices of a first memory type and a memory device of a second memory type,a respective super-controller configured to control the plurality of sub-stacks, anda respective super-stack interface configured to transmit data between the plurality of sub-stacks and the host interface.
3 Assignments
0 Petitions
Accused Products
Abstract
One embodiment of the present invention sets forth a hybrid memory module that combines memory devices of different types while presenting a single technology interface. The hybrid memory module includes a number of super-stacks and a first interface configured to transmit data between the super-stacks and a memory controller. Each super-stack includes a number of sub-stacks, a super-controller configured to control the sub-stacks, and a second interface configured to transmit data between the sub-stacks and the first interface. Combining memory devices of different types allows utilizing the favorable properties of each type of the memory devices, while hiding their unfavorable properties from the memory controller.
-
Citations
36 Claims
-
1. A hybrid memory module, comprising:
-
a plurality of super-stacks; and a host interface configured to transmit data between the plurality of super-stacks and a memory controller, wherein each super-stack includes; a respective plurality of sub-stacks, each of the sub-stacks including;
a respective sub-controller, a plurality of memory devices of a first memory type and a memory device of a second memory type,a respective super-controller configured to control the plurality of sub-stacks, and a respective super-stack interface configured to transmit data between the plurality of sub-stacks and the host interface. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A hybrid memory module, comprising:
-
a plurality of super-stacks; and a host interface configured to transmit data between the plurality of super-stacks and a memory controller, wherein each super-stack includes; a plurality of sub-stacks, each of the sub-stacks including; a respective plurality of non-volatile memory devices; a respective sub-controller configured to control the plurality of non-volatile memory devices, the sub-controller including a volatile memory device; and a respective interface configured to transmit data between the sub-controller and a super-controller; and the super-controller configured to control the plurality of sub-stacks, and a super-stack interface configured to transmit data between the plurality of sub-stacks and the first interface. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29)
-
-
30. A hybrid memory module, comprising:
-
a plurality of super-stacks; and a host interface configured to transmit data between the plurality of super-stacks and a memory controller, wherein each super-stack includes; a plurality of sub-stacks, each of the sub-stacks including; a respective plurality of flash memory devices; a respective sub-controller configured to control the plurality of flash memory devices, the sub-controller including; a volatile memory device; a respective plurality of flash controllers configured to provide interface, mapping, error detection, or error correction functionality to the plurality of flash memory devices, the respective plurality of flash controllers being equal in number to the flash memory devices; and a respective flash interface configured to transmit data between the plurality of flash controllers and the plurality of flash memory devices; a respective interface configured to transmit data between the sub-controller and a super-controller; and the super-controller configured to control the plurality of sub-stacks, and a super-stack interface configured to transmit data between the plurality of sub-stacks and the host interface. - View Dependent Claims (31, 32, 33, 34, 35, 36)
-
Specification