Memory system controller to manage wear leveling across a plurality of storage nodes
First Claim
Patent Images
1. A system controller and host interface (SCHI), comprising:
- a host interface; and
a system controller communicatively coupled to the host interface, and having a number of memory interfaces,wherein the system controller is configured for controlling a plurality of intelligent NAND storage nodes (INSNs) communicatively coupled to the number of memory interfaces, each of the plurality of INSNs including a node controller communicatively coupled to a number of memory devices by an Open NAND Flash Interface, the system controller including logic configured to map between physical and logical memory addresses, and logic configured to centrally manage wear level across the entire plurality of INSNs communicatively coupled to all of the number of memory interfaces of the system controller collectively as a single memory system for wear leveling, andwherein centrally managing wear level includes detecting differences in wear between INSNs, between the number of memory devices associated with a particular INSN, and between memory devices associated with multiple INSNs.
8 Assignments
0 Petitions
Accused Products
Abstract
The present disclosure includes methods and devices for a memory system controller. In one or more embodiments, a memory system controller includes a host interface communicatively coupled to a system controller. The system controller has a number of memory interfaces, and is configured for controlling a plurality of intelligent storage nodes communicatively coupled to the number of memory interfaces. The system controller includes logic configured to map between physical and logical memory addresses, and logic configured to manage wear level across the plurality of intelligent storage nodes.
-
Citations
40 Claims
-
1. A system controller and host interface (SCHI), comprising:
-
a host interface; and a system controller communicatively coupled to the host interface, and having a number of memory interfaces, wherein the system controller is configured for controlling a plurality of intelligent NAND storage nodes (INSNs) communicatively coupled to the number of memory interfaces, each of the plurality of INSNs including a node controller communicatively coupled to a number of memory devices by an Open NAND Flash Interface, the system controller including logic configured to map between physical and logical memory addresses, and logic configured to centrally manage wear level across the entire plurality of INSNs communicatively coupled to all of the number of memory interfaces of the system controller collectively as a single memory system for wear leveling, and wherein centrally managing wear level includes detecting differences in wear between INSNs, between the number of memory devices associated with a particular INSN, and between memory devices associated with multiple INSNs. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A memory system, comprising:
-
a system controller and host interface (SCHI), including; a host interface, and a memory system controller communicatively coupled to the host interface, and having at least two serial memory interfaces; and a plurality of storage nodes communicatively coupled to the at least two serial memory interfaces, wherein the memory system controller is configured for controlling the plurality of storage nodes including providing centralized physical to logical address translation for the plurality of storage nodes, and centrally managing wear leveling across the entire plurality of storage nodes communicatively coupled to all of the at least two memory interfaces of the memory system controller collectively as a single memory system for wear leveling, each of the plurality of storage nodes including a node controller communicatively coupled to a number of memory devices by an Open NAND Flash Interface, and wherein centrally managing wear level includes detecting differences in wear between storage nodes, between the number of memory devices associated with a particular storage node, and between memory devices associated with multiple storage nodes. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A memory system, comprising:
-
a plurality of intelligent NAND storage nodes (INSNs), each of the plurality of INSNs including a node controller communicatively coupled to a number of memory devices by an Open NAND Flash Interface; and a memory system controller communicatively coupled to a first portion of the plurality of INSNs through a first serial interface, and communicatively coupled to a second portion of the plurality of INSNs through a second serial interface, wherein the memory system controller is configured to map between logical addresses utilized by a host system and physical addresses utilized by the plurality of INSNs, and the memory system controller is configured to centrally manage wear leveling across the entire plurality of INSNs communicatively coupled to the memory system controller collectively as a single memory system for wear leveling, and wherein centrally managing wear level includes detecting differences in wear between INSNs, between the number of memory devices associated with a particular INSN, and between memory devices associated with multiple INSNs. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29)
-
-
30. A method of operating a memory system, comprising:
-
establishing communications between a plurality of storage nodes and a memory system controller using a number of serial communication interfaces of the memory system controller, each of the plurality of storage nodes having a node controller communicatively coupled between a particular serial communication interface and a number of memory devices, each of the plurality of storage nodes being an intelligent NAND storage nodes (INSN) including a node controller communicatively coupled to a number of memory devices by an Open NAND Flash Interface; centrally managing wear leveling among the entire plurality of storage nodes having a node controller communicatively coupled to any of the serial communication interfaces of the memory system controller at the memory system controller collectively as a single memory system for wear leveling; and translating between logical addresses and physical addresses for the plurality of storage nodes at the memory system controller, wherein centrally managing wear level includes detecting differences in wear between INSNs, between the number of memory devices associated with a particular INSN, and between memory devices associated with multiple INSNs. - View Dependent Claims (31, 32, 33, 34, 35, 36, 37)
-
-
38. A method for operating a memory system, comprising:
-
receiving a write command and associated data corresponding to a range of logical addresses from a host system; determining at a memory system controller, based on centrally managed wear leveling among a number of storage nodes communicatively coupled to the system controller, a particular storage node of the number of storage nodes in which to store the associated data; mapping the range of logical addresses to physical addresses of the particular storage node; and transmitting the data serially through a daisy chain of storage nodes to the particular storage node wherein each of the plurality of storage nodes is an intelligent NAND storage nodes (INSN) including a node controller communicatively coupled to a number of memory devices by an Open NAND Flash Interface, the entire number of storage nodes communicatively coupled to the system controller collectively is a single memory system for wear leveling, and wherein centrally managed wear leveling includes detecting differences in wear between INSNs, between the number of memory devices associated with a particular INSN, and between memory devices associated with multiple INSNs. - View Dependent Claims (39, 40)
-
Specification