On-chip comparison and response collection tools and techniques
First Claim
1. An apparatus, comprising:
- a plurality of scan chain groups, each scan chain group comprising one or more scan chains and one or more corresponding scan chain group outputs;
a plurality of comparator circuits, each comparator circuit comprising a comparator input and a comparator output;
a multiple-input shift register (MISR) comprising MISR inputs and a MISR output; and
a plurality of compactors, each compactor comprising one or more compactor inputs coupled to the one or more scan chain group outputs of a respective one of the plurality of scan chain groups and further comprising a compactor output coupled directly to a respective one of the MISR inputs and also coupled to the comparator input of a respective comparator.
1 Assignment
0 Petitions
Accused Products
Abstract
Disclosed herein are exemplary embodiments of a so-called “X-press” test response compactor. Certain embodiments of the disclosed compactor comprise an overdrive section and scan chain selection logic. Certain embodiments of the disclosed technology offer compaction ratios on the order of 1000x. Exemplary embodiments of the disclosed compactor can maintain about the same coverage and about the same diagnostic resolution as that of conventional scan-based test scenarios. Some embodiments of a scan chain selection scheme can significantly reduce or entirely eliminate unknown states occurring in test responses that enter the compactor. Also disclosed herein are embodiments of on-chip comparator circuits and methods for generating control circuitry for masking selection circuits.
101 Citations
12 Claims
-
1. An apparatus, comprising:
-
a plurality of scan chain groups, each scan chain group comprising one or more scan chains and one or more corresponding scan chain group outputs; a plurality of comparator circuits, each comparator circuit comprising a comparator input and a comparator output; a multiple-input shift register (MISR) comprising MISR inputs and a MISR output; and a plurality of compactors, each compactor comprising one or more compactor inputs coupled to the one or more scan chain group outputs of a respective one of the plurality of scan chain groups and further comprising a compactor output coupled directly to a respective one of the MISR inputs and also coupled to the comparator input of a respective comparator. - View Dependent Claims (2, 3)
-
-
4. A circuit, comprising:
-
a plurality of scan chain groups, each scan chain group comprising one or more scan chains and one or more corresponding scan chain group outputs; a plurality of comparator circuits, each comparator circuit comprising a comparator input and a comparator output, the comparator inputs being coupled to respective scan chain group outputs; a multiple-input shift register (MISR) comprising MISR inputs coupled to the comparator outputs of respective comparators and a MISR output; and a first collector circuit coupled to one or more of the comparator outputs, the first collector circuit being configured to record which of the one or more scan chain group outputs produces one or more error outputs during testing. - View Dependent Claims (5, 6, 7, 8, 9, 10)
-
-
11. One or more non-transitory computer-readable media storing circuit design information for defining a circuit comprising:
-
a plurality of scan chain groups, each scan chain group comprising one or more scan chains and one or more corresponding scan chain group outputs; a plurality of comparator circuits, each comparator circuit comprising a comparator input and a comparator output; a multiple-input shift register (MISR) comprising MISR inputs and a MISR output; and a plurality of compactors, each compactor comprising one or more compactor inputs coupled to the one or more scan chain group outputs of a respective one of the plurality of scan chain groups and further comprising a compactor output coupled directly to a respective one of the MISR inputs and also coupled to the comparator input of a respective comparator.
-
-
12. One or more non-transitory computer-readable media storing circuit design information for defining a circuit comprising:
-
a plurality of scan chain groups, each scan chain group comprising one or more scan chains and one or more corresponding scan chain group outputs; a plurality of comparator circuits, each comparator circuit comprising a comparator input and a comparator output, the comparator inputs being coupled to respective scan chain group outputs; a multiple-input shift register (MISR) comprising MISR inputs coupled to the comparator outputs of respective comparators and a MISR output; and a first collector circuit coupled to one or more of the comparator outputs, the first collector circuit being configured to record which of the one or more scan chain group outputs produces one or more error outputs during testing.
-
Specification