Media action script acceleration apparatus

• US 8,432,403 B2
• Filed: 02/14/2009
• Issued: 04/30/2013
• Est. Priority Date: 12/15/2008
• Status: Active Grant

• Current Assignee: LeoNovus USA, Inc. (LeoNovus, Inc.)
• Original Assignee: LeoNovus USA, Inc. (LeoNovus, Inc.)
• Inventors: Kota, Bhaskar, Satyavolu, Lakshmikanth Surya Naga, Puppala, Ganapathi Venkata, Bollam, Praveen Kumar, Sambaraju, Sairam, Master, Paul L.
• Primary Examiner(s): WANG, JIN CHENG
• Application Number:
  US12/371,594
• Publication Number:
  US 20100153692A1
• Time in Patent Office: 1,536 Days
• Field of Search: 715/205, 715762-763, 715234-239, 709202-203, 709/224, 707/708, 345440-442, 345501-506, 345/629, 345/443, 717114-119, 717136-137
• US Class Current: 345/502
• CPC Class Codes: G06T 1/00 General purpose image data processing
• CPC Class Codes: G06T 11/20 Drawing from basic elements, e.g. lines or circles

Abstract

Exemplary apparatus, method, and system embodiments provide for accelerated hardware processing of an action script for a graphical image for visual display. An exemplary apparatus comprises: a first memory; and a plurality of processors to separate the action script from other data, to convert a plurality of descriptive elements of the action script into a plurality of hardware-level operational or control codes, and to perform one or more operations corresponding to an operational code of the plurality of operational codes using corresponding data to generate pixel data for the graphical image. In an exemplary embodiment, at least one processor further is to parse the action script into the plurality of descriptive elements and the corresponding data, and to extract data from the action script and to store the extracted data in the first memory as a plurality of control words having the corresponding data in predetermined fields.

Claims

1. An apparatus for processing an action script for a graphical image for visual display, the apparatus comprising:

a first memory to store data; and

a plurality of processors to parse the action script into a plurality of descriptive elements and a corresponding plurality of variable length operand data sets, the plurality of descriptive elements specifying the graphical image in a non-pixel-by-pixel form;

to directly convert each descriptive element of the plurality of descriptive elements of the action script into a corresponding operational code of a plurality of operational codes, each corresponding operational code comprising at least one graphical primitive instruction for native execution by at least one processor of the plurality of processors or comprising a memory pointer to an address in the memory having a sequence of graphical primitive instructions for native execution by at the least one processor of the plurality of processors;

to directly convert each variable length operand data set of the corresponding plurality of variable length operand data sets into one or more control words and store the one or more control words in the memory, each control word comprising operand data and one or more control bits in predetermined fields for the native execution of the one or more graphical primitive instructions by the at least one processor of the plurality of processors; and

at least one processor of the plurality of processors to directly execute the one or more graphical primitive instructions using the one or more control words to generate pixel data for the graphical image.

2. The apparatus of claim 1, wherein a first processor of the plurality of processors is to convert at least some descriptive elements of the plurality of descriptive elements of the action script into at least some operational codes of the plurality of operational codes and convert at least some of variable length operand data sets of the plurality of variable length operand data sets into at least some control words, and a second processor of the plurality of processors is to directly execute the one or more graphical primitive instructions using the one or more control words to generate pixel data for the graphical image.

3. The apparatus of claim 1, wherein a first processor of the plurality of processors is to convert at least some descriptive elements of the plurality of descriptive elements of the action script into at least some operational codes of the plurality of operational codes and convert at least some of variable length operand data sets of the plurality of variable length operand data sets into at least some control words, and transfer at least some operational codes of the plurality of operational codes to a second processor and to a third processor of the plurality of processors, wherein the second processor and the third processor are each to directly execute at least some of the one or more graphical primitive instructions using the one or more control words to generate pixel data for the graphical image.

4. The apparatus of claim 1, wherein at least one processor of the plurality of processors is coupled to the first memory through at least one connection selected from the group consisting of:

an interconnection network, a configurable interconnect, a packet-based interconnect, a circuit-switched interconnect, a crosspoint switch, a serial bus, a parallel bus, a network, and combinations thereof.

5. The apparatus of claim 1, wherein a first processor of the plurality of processors is coupled to a second processor of the plurality of processors through at least one connection selected from the group consisting of:

the first memory, an interconnection network, a configurable interconnect, a packet-based interconnect, a circuit-switched interconnect, a crosspoint switch, a serial bus, a parallel bus, a network, and combinations thereof.

6. The apparatus of claim 1, wherein at least one processor of the plurality of processors further is to decode a descriptive element to determine a corresponding parsing operational code of the plurality of operational codes to control the parsing of the action script.

7. The apparatus of claim 1, wherein the plurality of processors further comprise:

a decoder to determine a type of descriptive element;

a parsing controller to determine or select a number of bits to parse parameter;

a stream register to store a plurality of bits of the action script; and

at least one barrel shifter to shift out of the stream register a number of bits designated by the number of bits to parse parameter.

8. The apparatus of claim 1, wherein at least some of the plurality of descriptive elements comprise a plurality of temporally descriptive elements.

9. The apparatus of claim 1, wherein at least some of the plurality of descriptive elements comprise a plurality of positionally descriptive elements.

10. The apparatus of claim 1, wherein at least one processor of the plurality of processors further is to store the plurality of operational codes and plurality of control words in a database structure in the memory.

11. The apparatus of claim 1, wherein each control word of the plurality of control words further comprises a starting or an ending x-coordinate and y-coordinate for a corresponding line or curve segment for the graphical image.

12. The apparatus of claim 11, wherein each control word of the plurality of control words further comprises a control x-coordinate and control y-coordinate for a corresponding curve segment for the graphical image.

13. The apparatus of claim 1, wherein each control word of the plurality of control words further comprises a first memory address for line style array for a corresponding line or curve segment for the graphical image and a second memory address for fill style array for a plurality of line or curve segments comprising the graphical image.

14. The apparatus of claim 1, wherein each control word of the plurality of control words further comprises a line style array for a corresponding line or curve segment for the graphical image and a fill style array for a plurality of line or curve segments comprising the graphical image.

15. The apparatus of claim 1, wherein at least one processor of the plurality of processors further is to separate the action script from other data.

16. The apparatus of claim 1, wherein the plurality of descriptive elements comprise a plurality of tags or bytecodes.

17. The apparatus of claim 1, wherein the plurality of descriptive elements are selected from the group consisting of:

a tag, a bytecode, a control tag, a definition tag, a dictionary tag, a dictionary repository, and combinations thereof.

18. The apparatus of claim 1, further comprising:

a second memory to store the plurality of operational codes; and

wherein at least one processor of the plurality of processors further is to convert the action script directly to the plurality of operational codes by performing a deterministic function on each descriptive element of the plurality of descriptive elements to generate a corresponding result and to use the result to determine a corresponding operational code of the plurality of operational codes.

19. The apparatus of claim 1, further comprising:

a second memory to store a look up table having the plurality of operational codes; and

wherein at least one processor of the plurality of processors further is to convert the action script directly to the plurality of operational codes by performing a hash function on each descriptive element of the plurality of descriptive elements to generate a corresponding hash result and to use the hash result as an index or entry into the look up table to determine a corresponding operational code of the plurality of operational codes.

20. The apparatus of claim 1, wherein at least some of the one or more native instructions comprise a plurality of control signals, and wherein at least one processor of the plurality of processors further is to decode each operational code of the plurality of operational codes to generate a corresponding plurality of control signals to control circuitry to perform a selected operation, of a plurality of operations, corresponding to a selected operational code of the plurality of operational codes.

21. The apparatus of claim 20, wherein at least one processor of the plurality of processors further comprises a floating point circuit, and wherein at least one processor of the plurality of processors further is to generate a first corresponding control signal to enable the floating point circuit to perform the selected operation.

22. The apparatus of claim 21, wherein at least one processor of the plurality of processors further is to generate a second corresponding control signal to select a floating point calculation result provided by the enabled floating point circuit.

23. The apparatus of claim 20, wherein at least one processor of the plurality of processors further comprises an arithmetic logic unit, and wherein at least one processor of the plurality of processors further is to decode an operational code of the plurality of operational codes to generate a corresponding plurality of control signals to select a calculation result generated by the arithmetic logic unit.

24. The apparatus of claim 1, wherein at least one processor of the plurality of processors further comprises:

at least one arithmetic logic unit; and

at least one floating point circuit.

25. The apparatus of claim 24, wherein the at least one arithmetic logic unit further comprises:

an adder circuit;

a subtractor circuit;

a bitwise-OR logic circuit;

a bitwise-AND logic circuit;

a bitwise-exclusive OR logic circuit;

a barrel shifter circuit; and

an output multiplexer.

26. The apparatus of claim 24, wherein the at least one floating point circuit further comprises:

a floating point adder and subtractor circuit;

a floating point multiplier circuit;

a floating point divider circuit;

a floating point comparator circuit;

an integer-to-floating point converter circuit;

a floating point-to-integer converter circuit; and

an output multiplexer.

27. The apparatus of claim 26, wherein at least one processor of the plurality of processors further is to control two floating point comparator circuits to perform a comparison and to use results of the comparisons to perform a conditional branch operation during a single clock cycle.

28. The apparatus of claim 26, wherein at least one processor of the plurality of processors further is to control a plurality of floating point comparator circuits to perform at least four comparisons corresponding to four conditions and to use results of the comparisons to perform a conditional branch operation during a single clock cycle.

29. The apparatus of claim 24, further comprising:

a configurable interconnect coupled to the at least one arithmetic logic unit and to the at least one floating point execution unit, the configurable interconnect comprising;

a multiport register; and

a cross-point switch for configuration of a data path.

30. The apparatus of claim 1, wherein at least one processor of the plurality of processors further is to match a plurality of line or curve segments of a boundary of the graphical image.

31. The apparatus of claim 30, wherein at least one processor of the plurality of processors further is to determine a sequential ordering of the plurality of line or curve segments to form boundary coordinates of the graphical image.

32. The apparatus of claim 1, wherein at least one processor of the plurality of processors further is to apply a fill style to generate pixel data for an area of the graphical image.

33. The apparatus of claim 32, wherein at least one processor of the plurality of processors further is to apply a line style by forming a second graphical image from a boundary of the graphical image, and wherein at least one processor of the plurality of processors further is to apply a fill style to the second graphical image to generate pixel data for the line style.

34. The apparatus of claim 1, wherein at least one processor of the plurality of processors is to perform a protocol, for reception of a data file, selected from the group consisting of:

a Transmission Control Protocol (“

TCP”

), an Internet Protocol (“

IP”

), and combinations thereof.

35. The apparatus of claim 1, wherein at least one processor of the plurality of processors is to perform hypertext transfer protocol (“

HTTP”

) for reception of a data file.

36. The apparatus of claim 35, wherein at least one processor of the plurality of processors further is to pre-fetch referenced data of the data file.

37. The apparatus of claim 35, wherein at least one processor of the plurality of processors further is to generate pixel data for hypertext markup language (“

HTML”

) data, or extensible markup language (“

XML”

) data, or both HTML and XML data of the data file.

38. The apparatus of claim 37, further comprising:

a frame buffer;

wherein at least one first processor of the plurality of processors further is to transfer the pixel data for the graphical image to the frame buffer and wherein at least one second processor of the plurality of processors further is to transfer the pixel data for the HTML or XML data to the frame buffer.

39. The apparatus of claim 37, further comprising:

a frame buffer; and

a visual display;

wherein at least one first processor of the plurality of processors further is to transfer the pixel data for the graphical image to the frame buffer and wherein at least one second processor of the plurality of processors further is to transfer the pixel data for the HTML or XML data to the visual display.

40. The apparatus of claim 37, further comprising:

a frame buffer; and

a display controller;

wherein at least one first processor of the plurality of processors further is to transfer the pixel data for the graphical image to the frame buffer and wherein at least one second processor of the plurality of processors further is to transfer the pixel data for the HTML or XML data to the display controller.

41. The apparatus of claim 1, wherein the plurality of processors are embodied in a single integrated circuit.

42. The apparatus of claim 1, wherein the plurality of processors comprise a plurality of processor cores.

43. The apparatus of claim 1, wherein the plurality of descriptive elements are a specification of at least one graphical image in a form which at least partially is not a pixel bitmap and at least partially is not a pixel matrix.

44. The apparatus of claim 1, wherein each graphical primitive instruction for native execution by the at least one processor of the plurality of processors comprises at least one or more of the following:

a hardware-level instruction, or a hardware-level sub-instruction, or a hardware-level control code, or a hardware-level binary instruction, or a hardware-level configuration, or a hardware-level control signal, or hardware-level microcode.

45. The apparatus of claim 1, wherein at least one processor of the plurality of processors further comprises a hardware decoder to decode a selected operational code of the plurality of operational codes into at least one of the following:

a hardware-level instruction, or a hardware-level sub-instruction, or a hardware-level binary instruction, or a hardware-level configuration, or a hardware-level control signal, or hardware-level microcode.

46. The apparatus of claim 1, wherein the action script is a data file which has not been fully compiled to machine code and which comprises at least one descriptive element specifying the graphical image at least partially in a form which is not pixel-based.

47. The apparatus of claim 1, wherein the action script is a data file specifying the graphical image at least partially using non-pixel data and which comprises an ASCII-encoded scripting language or bytecode.

48. The apparatus of claim 1, wherein the graphical image is an image of any kind for visual display which has been specified at least partially in a form in the action script which is not a pixel bitmap and is not a pixel matrix.

49. The apparatus of claim 1, wherein at least one processor of the plurality of processors is selected from the group consisting of:

a field programmable gate array, an application-specific integrated circuit, a microprocessor, a processor core, a cell processor, a plurality of processor cores, a digital signal processor, a reduced instruction set processor, a reconfigurable processing element, a graphics processing unit, a computing grid, and combinations thereof.

50. An apparatus for processing an action script for a graphical image for visual display, the apparatus comprising:

a first memory circuit to store data; and

a plurality of processor circuits to separate the action script from other data, to parse the action script into a plurality of descriptions and a corresponding plurality of variable length operand data sets, the plurality of descriptions specifying the graphical image in a non-pixel-by-pixel form;

to directly convert the plurality of descriptions of the action script into a plurality of operational codes, each operational code comprising at least one graphical primitive instruction for native execution by at least one processor circuit of the plurality of processor circuits or comprising a memory pointer to an address in the first memory circuit having a sequence of graphical primitive instructions for native execution by at the least one processor circuit of the plurality of processor circuits;

to directly convert each variable length operand data set of the corresponding plurality of variable length operand data sets into one or more control words and store the one or more control words in the first memory circuit, each control word comprising operand data and one or more control bits in predetermined fields for the native execution of the one or more graphical primitive instructions by the at least one processor circuit of the plurality of processor circuits; and

at least one processor circuit of the plurality of processor circuits to directly execute the one or more graphical primitive instructions using the one or more control words to generate pixel data for the graphical image.

51. The apparatus of claim 50, wherein a first processor circuit of the plurality of processor circuits is to convert at least some descriptions of the plurality of descriptions of the action script into at least some operational codes of the plurality of operational codes and convert at least some of variable length operand data sets of the plurality of variable length operand data sets into at least some control words, and a second processor circuit of the plurality of processor circuits is to directly execute the one or more graphical primitive instructions using the one or more control words to generate pixel data for the graphical image.

52. The apparatus of claim 50, wherein a first processor circuit of the plurality of processor circuits is to convert at least some descriptions of the plurality of descriptions of the action script into at least some operational codes of the plurality of operational codes and convert at least some of variable length operand data sets of the plurality of variable length operand data sets into at least some control words, and transfer at least some operational codes of the plurality of operational codes to a second processor circuit and to a third processor circuit of the plurality of processor circuits to directly execute the one or more graphical primitive instructions using the one or more control words to generate pixel data for the graphical image.

53. The apparatus of claim 50, wherein at least one processor circuit of the plurality of processor circuits is coupled to the first memory circuit through at least one connection selected from the group consisting of:

an interconnection network, a configurable interconnect, a packet-based interconnect, a circuit-switched interconnect, a crosspoint switch, a serial bus, a parallel bus, a network, and combinations thereof.

54. The apparatus of claim 50, wherein a first processor circuit of the plurality of processor circuits is coupled to a second processor circuit of the plurality of processor circuits through at least one connection selected from the group consisting of:

the first memory circuit, an interconnection network, a configurable interconnect, a packet-based interconnect, a circuit-switched interconnect, a crosspoint switch, a serial bus, a parallel bus, a network, and combinations thereof.

55. The apparatus of claim 50, wherein at least one processor circuit of the plurality of processor circuits further is to decode a description of the plurality of descriptions to determine a corresponding parsing operational code of the plurality of operational codes to control the parsing of the action script.

56. The apparatus of claim 55, wherein the plurality of processor circuits further comprise:

a parser circuit to parse the action script into the plurality of descriptions and the corresponding data;

a converter circuit to convert the plurality of descriptions of the action script into the plurality of operational codes and convert the plurality of variable length operand data sets into the plurality of control words; and

an execution circuit directly execute the one or more graphical primitive instructions using the one or more control words to generate the pixel data.

57. The apparatus of claim 56, wherein at least one processor circuit of the plurality of processor circuits further comprises:

a decoder circuit to decode a description to determine a corresponding parsing operational code of the plurality of operational codes to control the parsing of the action script by the parser circuit.

58. The apparatus of claim 56, wherein at least some of the one or more native instructions comprise a plurality of control signals, and wherein at least one processor circuit of the plurality of processor circuits further comprises:

a decoder circuit to decode each operational code of the plurality of operational codes to generate the plurality of control signals to control the execution circuit to perform one or more operations corresponding to the selected operational code.

59. The apparatus of claim 50, wherein the plurality of processor circuits further comprise:

a decoder to determine a type of description;

a parsing controller to determine or select a number of bits to parse parameter;

a stream register to store a plurality of bits of the action script; and

at least one barrel shifter to shift out of the stream register a number of bits designated by the number of bits to parse parameter.

60. The apparatus of claim 50, wherein the at least one processor circuit of the plurality of processor circuits further is to store the plurality of operational codes and plurality of control words in a database structure in the first memory circuit.

61. The apparatus of claim 50, wherein the plurality of descriptions comprise a plurality of tags or bytecodes.

62. The apparatus of claim 50, wherein the plurality of descriptions are selected from the group consisting of:

a tag, a bytecode, a control tag, a definition tag, a dictionary tag, a dictionary repository, and combinations thereof.

63. The apparatus of claim 50, further comprising:

a second memory circuit storing a look up table having the plurality of operational codes; and

wherein at least one processor circuit of the plurality of processor circuits further is to perform a hash function on each description of the plurality of descriptions to generate a corresponding hash result and to use the hash result as an index or entry into the look up table to determine a corresponding operational code of the plurality of operational codes.

64. The apparatus of claim 50, wherein at least one processor circuit of the plurality of processor circuits further comprises:

at least one arithmetic logic unit; and

at least one floating point circuit.

65. The apparatus of claim 64, wherein the at least one arithmetic logic unit further comprises:

an adder circuit;

a subtractor circuit;

a bitwise-OR logic circuit;

a bitwise-AND logic circuit;

a bitwise-exclusive OR logic circuit;

at least one barrel shifter circuit; and

an output multiplexer.

66. The apparatus of claim 64, wherein the at least one floating point circuit further comprises:

a floating point adder and subtractor circuit;

a floating point multiplier circuit;

a floating point divider circuit;

a floating point comparator circuit;

an integer-to-floating point converter circuit;

a floating point-to-integer converter circuit; and

an output multiplexer.

67. The apparatus of claim 66, wherein at least one processor circuit of the plurality of processor circuits further comprises:

a control circuit to control a plurality of floating point comparator circuits to perform at least four comparisons corresponding to four conditions and to use results of the comparisons to perform a conditional branch operation during a single clock cycle.

68. The apparatus of claim 50, further comprising:

a configurable interconnect coupled to at least one processor circuit of the plurality of processor circuits, the configurable interconnect comprising;

a multiport register; and

a cross-point switch for configuration of a data path.

69. The apparatus of claim 50, wherein at least one processor circuit of the plurality of processor circuits further comprises:

a post-processing circuit to match a plurality of line or curve segments of a boundary of the graphical image and to determine a sequential ordering of the plurality of line or curve segments to form boundary coordinates of the graphical image.

70. The apparatus of claim 50, wherein at least one processor circuit of the plurality of processor circuits further comprises:

a graphics rendering circuit to apply a fill style to generate pixel data for an area of the graphical image.

71. The apparatus of claim 70, wherein at least one processor circuit of the plurality of processor circuits further is to apply a line style by forming a second graphical image from a boundary of the graphical image, and to apply a fill style to the second graphical image to generate pixel data for the line style.

72. The apparatus of claim 50, wherein at least one processor circuit of the plurality of processor circuits further is to perform a protocol, for reception of a data file, selected from the group consisting of:

a Transmission Control Protocol (“

TCP”

), Internet Protocol (“

IP”

), and combinations thereof.

73. The apparatus of claim 50, wherein at least one processor circuit of the plurality of processor circuits further is to perform hypertext transfer protocol (“

HTTP”

) for reception of the data and to generate pixel data for hypertext markup language (“

HTML”

) data, or extensible markup language (“

XML”

) data, or both HTML and XML data.

74. The apparatus of claim 73, further comprising:

a frame buffer;

wherein at least one first processor circuit of the plurality of processor circuits further is to transfer the pixel data for the graphical image to the frame buffer and wherein at least one second processor circuit of the plurality of processor circuits further is to transfer the pixel data for the HTML or XML data to the frame buffer.

75. The apparatus of claim 73, further comprising:

a frame buffer; and

a visual display;

wherein at least one first processor circuit of the plurality of processor circuits further is to transfer the pixel data for the graphical image to the frame buffer and wherein at least one second processor circuit of the plurality of processor circuits further is to transfer the pixel data for the HTML or XML data to the visual display.

76. The apparatus of claim 73, further comprising:

a frame buffer; and

a display controller;

wherein at least one first processor circuit of the plurality of processor circuits further is to transfer the pixel data for the graphical image to the frame buffer and wherein at least one second processor circuit of the plurality of processor circuits further is to transfer the pixel data for the HTML or XML data to the display controller.

77. The apparatus of claim 50, wherein the plurality of descriptions are a specification of at least one graphical image which at least partially is in a non-pixel form;

wherein each operational code of the plurality of operational codes is a hardware-level instruction or hardware-decodable into a plurality of hardware-level microcode, or hardware-level binary instructions, or hardware-level control signals;

wherein the action script is a data file which has not been fully compiled to machine code and which comprises at least one description; and

wherein the graphical image is an image of any kind for visual display which has been specified at least partially in a non-pixel form in the action script.

78. The apparatus of claim 50, wherein at least one processor of the plurality of processors is selected from the group consisting of:

a field programmable gate array, an application-specific integrated circuit, a microprocessor, a processor core, a cell processor, a plurality of processor cores, a digital signal processor, a reduced instruction set processor, a reconfigurable processing element, a graphics processing unit, a computing grid, and combinations thereof.

79. An apparatus for processing a data file for visual display of a graphical image, the data file comprising interpretable descriptions of the graphical image in a non-pixel-bitmap form, the data file not having been fully compiled to a machine code, the apparatus comprising:

a first memory storing a plurality of control words; and

a plurality of processors to separate the data file from other data, to parse and convert the data file to a plurality of hardware-level operational codes and the plurality of control words and store the plurality of control words in the first memory, each corresponding hardware-level operational code comprising at least one graphical primitive instruction for native execution by at least one processor of the plurality of processors or comprising a memory pointer to an address in the first memory having a sequence of graphical primitive instructions for native execution by at the least one processor of the plurality of processors, each control word comprising operand data and one or more control bits in predetermined fields for the native execution of the one or more graphical primitive instructions by the at least one processor of the plurality of processors; and

to directly execute the one or more graphical primitive instructions using the one or more control words in response to at least some hardware-level operational codes of the plurality of hardware-level operational codes to generate pixel data for the graphical image.

80. The apparatus of claim 79, wherein a first processor of the plurality of processors further is to parse the data file into a plurality of descriptive elements and corresponding data, wherein the first processor or a second processor of the plurality of processors is to convert at least some descriptive elements of the plurality of descriptive elements into the plurality of hardware-level operational codes, and the second processor or a third processor of the plurality of processors is to directly execute the one or more graphical primitive instructions using the one or more control words to generate pixel data for the graphical image.

81. The apparatus of claim 80, wherein at least one processor of the plurality of processors further is to decode at least some of the data file to determine a corresponding parsing operational code of the plurality of hardware-level operational codes to control the parsing of the data file.

82. The apparatus of claim 79, wherein at least one processor of the plurality of processors is selected from the group consisting of:

a field programmable gate array, an application-specific integrated circuit, a microprocessor, a processor core, a cell processor, a plurality of processor cores, a digital signal processor, a reduced instruction set processor, a reconfigurable processing element, a graphics processing unit, a computing grid, and combinations thereof.

83. The apparatus of claim 79, further comprising:

a second memory to store a look up table having the plurality of hardware-level operational codes; and

wherein at least one processor of the plurality of processors further is to convert the parsed data file directly to the plurality of hardware-level operational codes by performing a hash function on each descriptive element of a plurality of descriptive elements to generate a corresponding hash result and to use the hash result as an index or entry into the look up table to determine a corresponding hardware-level operational code of the plurality of hardware-level operational codes.

84. An apparatus for processing a data file for visual display of a graphical image, the data file comprising at least one description of the graphical image in a non-pixel-bitmap form, the data file further comprising data which is not fully compiled to executable machine code, the apparatus comprising:

a memory circuit; and

a plurality of processor circuits to separate the data file from other data, to determine at least one parsing operational code of a plurality of hardware control codes to control parsing of the data file, to parse the data file into a plurality of descriptive elements and a corresponding plurality of variable length operand data sets, the plurality of descriptive elements specifying the graphical image in a non-pixel-by-pixel form;

to directly convert each descriptive element of the plurality of descriptive elements of the data file into a corresponding operational code of the plurality of hardware control codes, each corresponding operational code comprising at least one graphical primitive instruction for native execution by at least one processor of the plurality of processors or comprising a memory pointer to an address in the memory circuit having a sequence of graphical primitive instructions for native execution by at the least one processor of the plurality of processors;

to directly convert each variable length operand data set of the corresponding plurality of variable length operand data sets into one or more control words and store the one or more control words in the memory circuit, each control word comprising operand data and one or more control bits in predetermined fields for the native execution of the one or more graphical primitive instructions by the at least one processor of the plurality of processors; and

at least one processor of the plurality of processors to directly execute the one or more graphical primitive instructions using the one or more control words in response to a selected hardware control code of the plurality of hardware control codes to generate pixel data for the graphical image.