Non-volatile memory systems and methods including page read and/or configuration features
First Claim
Patent Images
1. A system comprising:
- one or more circuits configured to;
read a fuse non-volatile memory location for configuration data in response to a page read command;
store the configuration data in a volatile memory location; and
use the configuration data to initiate a page read sequence for a memory.
6 Assignments
0 Petitions
Accused Products
Abstract
A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.
-
Citations
61 Claims
-
1. A system comprising:
one or more circuits configured to; read a fuse non-volatile memory location for configuration data in response to a page read command; store the configuration data in a volatile memory location; and use the configuration data to initiate a page read sequence for a memory. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
19. A system comprising:
one or more circuits configured to; read a fuse non-volatile memory location for configuration data in response to a page program command; store the configuration data in a volatile memory location; and use the configuration data to initiate a page programming sequence for a memory. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43)
-
29. The system of 19 wherein the system is configured to:
-
couple a reference array to reference memory subarrays; and provide stored reference signals used for programming reference memory cells, the stored reference signals corresponding to detected reference signals.
-
-
44. A system comprising:
one or more circuits configured to; read a fuse non-volatile memory location for configuration data in response to a page read command; store said configuration data in a volatile memory location; and provide chip operating settings for a page read sequence for a memory as a function of the configuration data. - View Dependent Claims (45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61)
Specification