Processing module with millimeter wave transceiver interconnection
First Claim
Patent Images
1. A processing module comprising:
- a fetch and decode module operable to fetch and decode an instruction of a program and to identify data associated with the instruction;
an instruction register module operable to store the instruction;
a data register module operable to store the data associated with the instruction;
an execution module operable to execute the instruction upon the data associated with the instruction; and
a millimeter wave (MMW) transceiver section operable to wirelessly receive at least one of the instruction and the data associated with the instruction from memory, wherein the MMW transceiver section comprises;
a plurality of MMW transceivers;
a frame organization module coupled to the plurality of MMW transceivers,wherein the frame organization module functions to;
receive a fetch instruction command from the fetch and decode module;
receive a data retrieval message from the fetch and decode module;
allocate at least some of the plurality of MMW transceivers for retrieving the instruction in accordance with the fetch instruction command and for retrieving the data associated with the instruction in accordance with the data retrieval message;
determine at least one channel of a plurality of channels for wirelessly retrieving the instruction; and
determine at least one other channel of the plurality of channels for wirelessly retrieving the data associated with the instruction.
6 Assignments
0 Petitions
Accused Products
Abstract
A processing module includes a fetch and decode module, an instruction register, a data register, an execution module, and a millimeter wave (MMW) transceiver section. The fetch and decode module is operable to fetch and decode an instruction of a program and to identify data associated with the instruction. The execution module is operable to execute the instruction upon the data associated with the instruction. The MMW transceiver section is operable to wirelessly receive at least one of the instruction and the data associated with the instruction from memory.
101 Citations
20 Claims
-
1. A processing module comprising:
-
a fetch and decode module operable to fetch and decode an instruction of a program and to identify data associated with the instruction; an instruction register module operable to store the instruction; a data register module operable to store the data associated with the instruction; an execution module operable to execute the instruction upon the data associated with the instruction; and a millimeter wave (MMW) transceiver section operable to wirelessly receive at least one of the instruction and the data associated with the instruction from memory, wherein the MMW transceiver section comprises; a plurality of MMW transceivers; a frame organization module coupled to the plurality of MMW transceivers, wherein the frame organization module functions to; receive a fetch instruction command from the fetch and decode module; receive a data retrieval message from the fetch and decode module; allocate at least some of the plurality of MMW transceivers for retrieving the instruction in accordance with the fetch instruction command and for retrieving the data associated with the instruction in accordance with the data retrieval message; determine at least one channel of a plurality of channels for wirelessly retrieving the instruction; and determine at least one other channel of the plurality of channels for wirelessly retrieving the data associated with the instruction. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A processing module comprising:
-
an execution unit operable to execute an instruction upon data associated with the instruction to produce an output; a control unit operable to; generate an instruction fetch command to retrieve the instruction; generate a data retrieval message regarding the data associated with the instruction; and determine a write back command; an instruction millimeter wave (MMW) transceiver operable to wirelessly retrieve the instruction from memory in accordance with the instruction fetch command; a data MMW transceiver operable to wirelessly retrieve the data associated with the instruction from the memory in accordance with the data retrieval message; and a write back MMW transceiver operable to wirelessly transmit the output to the memory in accordance with the write back command; and wherein the control unit is further operable to; determine at least one channel of a plurality of channels for wirelessly retrieving the instruction by the instruction MMW transceiver; determine at least one other channel of the plurality of channels for wirelessly retrieving the data associated with the instruction by the data MMW transceiver; determine at least one further channel of the plurality of channels for wirelessly transmitting the output by the write back MMW transceiver. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A processing module comprising:
-
an execution unit operable to execute an instruction upon data associated with the instruction to produce an output; a data register for temporarily storing the data associated with the instruction; an output register for temporarily storing the output; a data cache for storing a plurality of data elements; an instruction register for temporarily storing the instruction; an instruction cache for storing a plurality of instructions; a millimeter wave (MMW) transceiver section, wherein the MMW transceiver section comprises an instruction MMW transceiver and a data MMW transceiver; a control unit operable to; generate an instruction fetch command to retrieve the instruction when the plurality of instructions does not include the instruction; determine at least one channel of a plurality of channels for wirelessly retrieving the instruction by the instruction MMW transceiver; generate a data retrieval message regarding the data associated with the instruction when the plurality of data elements does not include the data associated with the instruction; determine at least one other channel of the plurality of channels for wirelessly retrieving the data associated with the instruction by the data MMW transceiver; determine a first write back command when the output is to written to the data cache; and determine a second write back command when the output is to be written to a memory; wherein the MMW transceiver section is operable to; wirelessly convey the instruction from the memory to the instruction cache in accordance with the instruction fetch command; wirelessly convey the data associated with the instruction from the memory to the data cache in accordance with the data retrieval message; and wirelessly transmit the output to the memory in accordance with the second write back command. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20)
-
Specification