Shared virtual memory between a host and discrete graphics device in a computing system
First Claim
Patent Images
1. An apparatus comprising:
- a device having a device processor and a device memory, the device to couple to a host having a host processor and a host memory, the host having a host page table to map first virtual addresses to physical addresses of the host memory, the device having a device page table to map second virtual addresses to physical addresses of the device memory, wherein on a page fault in the device, the device is to request a missing page from the host memory via the host page table and the host memory and the device memory appear to a user-level application as a single virtual memory space.
1 Assignment
0 Petitions
Accused Products
Abstract
In one embodiment, the present invention includes a device that has a device processor and a device memory. The device can couple to a host with a host processor and host memory. Both of the memories can have page tables to map virtual addresses to physical addresses of the corresponding memory, and the two memories may appear to a user-level application as a single virtual memory space. Other embodiments are described and claimed.
-
Citations
19 Claims
-
1. An apparatus comprising:
a device having a device processor and a device memory, the device to couple to a host having a host processor and a host memory, the host having a host page table to map first virtual addresses to physical addresses of the host memory, the device having a device page table to map second virtual addresses to physical addresses of the device memory, wherein on a page fault in the device, the device is to request a missing page from the host memory via the host page table and the host memory and the device memory appear to a user-level application as a single virtual memory space. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
8. A method comprising:
-
receiving a page fault from a device processor of a device including the device processor and a device memory, the device coupled to a host including a host processor, a host memory, and a host page table that is to map a virtual address to a physical address of the host memory in response to a request initiated by the host processor, the device and the host asymmetrically sharing a virtual memory space; sending a request from the device to the host for a page associated with the page fault; and receiving the page by the device from the host, wherein the page is retrieved from storage by the host via the host page table, and wherein the page is locked in the host memory if the page is indicated to be write permissible. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A system comprising:
-
a processor having a translation lookaside buffer (TLB) to store first virtual address to physical address translations for a memory; the memory coupled to the processor to store a first plurality of pages each corresponding to one of the physical addresses; a graphics processor coupled to the processor via an interconnect and including a graphics translation lookaside buffer (gTLB) to store second virtual address to physical address translations for a graphics memory; and the graphics memory coupled to the graphics processor to store a second plurality of pages each corresponding to one of the physical addresses of the gTLB, wherein the TLB and the gTLB asymmetrically share virtual addresses of a single virtual address space; wherein in response to a page fault associated with a first request to the graphics memory for a page, the graphics processor is to transmit a second request for the page to the processor and the processor is to provide the page to the graphics processor using the TLB. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification