Post passivation interconnection schemes on top of IC chip
First Claim
Patent Images
1. A chip comprising:
- a silicon substrate;
a first internal circuit in or on said silicon substrate;
a second internal circuit in or on said silicon substrate;
a third internal circuit in or on said silicon substrate;
a dielectric layer over said silicon substrate;
a first local signal distribution network over said silicon substrate and in said dielectric layer, wherein said first local signal distribution network is connected to said first internal circuit and to said second internal circuit, wherein said first internal circuit is connected to said second internal circuit through said first local signal distribution network;
a second local signal distribution network over said silicon substrate and in said dielectric layer, wherein said second local signal distribution network is connected to said third internal circuit;
a passivation layer over said dielectric layer;
a first via in said passivation layer, wherein said first via is connected to said first local signal distribution network;
a second via in said passivation layer, wherein said second via is connected to said second local signal distribution network; and
a global signal distribution network over said passivation layer, wherein said global signal distribution network is connected to said first and second vias, wherein said first internal circuit is connected to said third internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network, and wherein said second internal circuit is connected to said third internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network.
3 Assignments
0 Petitions
Accused Products
Abstract
A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.
207 Citations
23 Claims
-
1. A chip comprising:
-
a silicon substrate; a first internal circuit in or on said silicon substrate; a second internal circuit in or on said silicon substrate; a third internal circuit in or on said silicon substrate; a dielectric layer over said silicon substrate; a first local signal distribution network over said silicon substrate and in said dielectric layer, wherein said first local signal distribution network is connected to said first internal circuit and to said second internal circuit, wherein said first internal circuit is connected to said second internal circuit through said first local signal distribution network; a second local signal distribution network over said silicon substrate and in said dielectric layer, wherein said second local signal distribution network is connected to said third internal circuit; a passivation layer over said dielectric layer; a first via in said passivation layer, wherein said first via is connected to said first local signal distribution network; a second via in said passivation layer, wherein said second via is connected to said second local signal distribution network; and a global signal distribution network over said passivation layer, wherein said global signal distribution network is connected to said first and second vias, wherein said first internal circuit is connected to said third internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network, and wherein said second internal circuit is connected to said third internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A chip comprising:
-
a silicon substrate; a first internal circuit in or on said silicon substrate; a second internal circuit in or on said silicon substrate; a third internal circuit in or on said silicon substrate; a fourth internal circuit in or on said silicon substrate; a dielectric layer over said silicon substrate; a first local signal distribution network over said silicon substrate and in said dielectric layer, wherein said first local signal distribution network is connected to said first internal circuit and to said second internal circuit, wherein said first internal circuit is connected to said second internal circuit through said first local signal distribution network; a second local signal distribution network over said silicon substrate and in said dielectric layer, wherein said second local signal distribution network is connected to said third internal circuit and to said fourth internal circuit, wherein said third internal circuit is connected to said fourth internal circuit through said second local signal distribution network; a passivation layer over said dielectric layer, wherein said passivation layer comprises a nitride layer; a first via in said passivation layer, wherein said first via is connected to said first local signal distribution network; a second via in said passivation layer, wherein said second via is connected to said second local signal distribution network; and a global signal distribution network over said passivation layer, wherein said global signal distribution network is connected to said first and second vias, wherein said first internal circuit is connected to said third internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network, wherein said first internal circuit is connected to said fourth internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network, wherein said second internal circuit is connected to said third internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network, and wherein said second internal circuit is connected to said fourth internal circuit through, in sequence, said first local signal distribution network, said first via, said global signal distribution network, said second via and said second local signal distribution network. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18)
-
-
19. A chip comprising:
-
a silicon substrate; a dielectric layer over said silicon substrate; a first interconnecting structure over said silicon substrate and in said dielectric layer; a second interconnecting structure over said silicon substrate and in said dielectric layer; a passivation layer over said dielectric layer, wherein said passivation layer comprises a nitride layer; a first via in said passivation layer, wherein said first via is connected to said first interconnecting structure; a second via in said passivation layer, wherein said second via is connected to said second interconnecting structure; a third interconnecting structure over said passivation layer, wherein said third interconnecting structure is connected to said first and second vias, wherein said first interconnecting structure is connected to said second interconnecting structure through, in sequence, said first via, said third interconnecting structure and said second via, wherein there is no external I/O contact at a top surface of said third interconnecting structure; and a polymer over said third interconnecting structure. - View Dependent Claims (20, 21, 22, 23)
-
Specification