×

Top layers of metal for high performance IC's

  • US 8,471,384 B2
  • Filed: 08/21/2007
  • Issued: 06/25/2013
  • Est. Priority Date: 12/21/1998
  • Status: Expired due to Term
First Claim
Patent Images

1. An integrated circuit chip comprising:

  • a silicon substrate;

    multiple devices in and on said silicon substrate wherein said multiple devices comprise a transistor;

    a first dielectric layer over said silicon substrate;

    a first metallization structure over said first dielectric layer, wherein said first metallization structure comprises a first metal layer and a second metal layer over said first metal layer, wherein said first metallization structure comprises electroplated copper;

    a second dielectric layer between said first and second metal layers;

    a passivation layer over said first metallization structure and said first and second dielectric layers, wherein a first opening in said passivation layer is over a first contact point of said first metallization structure, and said first contact point is at a bottom of said first opening, and wherein a second opening in said passivation layer is over a second contact point of said first metallization structure, and said second contact point is at a bottom of said second opening, wherein said passivation layer comprises a nitride layer; and

    a second metallization structure over said passivation layer and on said first and second contact points, wherein said first contact point is connected to said second contact point through said second metallization structure, wherein said integrated circuit chip has a signal path for passing a signal from said first contact point, up through said first opening, over a distance in a direction of a horizontal plane of said second metallization structure, and down through said second opening to said second contact point.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×