Three-dimensional semiconductor device structures and methods
First Claim
1. A method for forming a three-dimensional semiconductor device, comprising:
- forming a first semiconductor device, the first semiconductor device having a first terminal on a terminal side of the first semiconductor device and a first metal substrate on a metal side of the first semiconductor device, the first terminal being electrically coupled with the first metal substrate, andthe forming of the first semiconductor device including;
forming a metal oxide semiconductor (MOS) device in and over a semiconductor substrate, the MOS device including the first terminal on a terminal side of the semiconductor substrate,forming a first recess in the terminal side of the semiconductor substrate;
forming a first metal layer overlying, at least in part, the MOS device and the first recess,patterning the first metal layer to form at least a first electrode, a portion of the first electrode overlying the first recess,attaching a first carrier substrate to the terminal side of the MOS device,forming a second recess in a metal side of the semiconductor substrate, the second recess being substantially aligned with the first recess, andforming a second metal layer overlying, at least in part, the metal side of the semiconductor substrate, the second metal layer filling the second recess and forming the first metal substrate;
forming a second semiconductor device, the second semiconductor device having a second terminal on a terminal side of the second semiconductor device;
forming a patterned conductive layer, the patterned conductive layer including an interconnected conductive region; and
bonding the patterned conductive layer with the first semiconductor device and the second semiconductor device, such that the patterned conductive layer is at least partially between the first semiconductor device and the second semiconductor device, and the conductive region is electrically coupled with the first terminal and coupled with the second terminal.
7 Assignments
0 Petitions
Accused Products
Abstract
A three-dimensional semiconductor device includes a first semiconductor device, a second semiconductor device, and a patterned conductive layer disposed between the first and the second semiconductor devices. The first semiconductor device has a first plurality of terminals on a front side of the first semiconductor device and a first metal substrate on its back side, wherein one of the first plurality of terminals in the first semiconductor device is electrically coupled to the first metal substrate. The second semiconductor device has a second plurality of terminals on a front side of the second semiconductor device and a second metal substrate on its back side, wherein the second semiconductor device further includes a second metal substrate on its back side. The patterned conductive layer includes a plurality of conductive regions. Each of the conductive regions is bonded to a conductor coupled to one of the first plurality of terminals and another conductor coupled to one of the second plurality of terminals.
23 Citations
21 Claims
-
1. A method for forming a three-dimensional semiconductor device, comprising:
-
forming a first semiconductor device, the first semiconductor device having a first terminal on a terminal side of the first semiconductor device and a first metal substrate on a metal side of the first semiconductor device, the first terminal being electrically coupled with the first metal substrate, and the forming of the first semiconductor device including; forming a metal oxide semiconductor (MOS) device in and over a semiconductor substrate, the MOS device including the first terminal on a terminal side of the semiconductor substrate, forming a first recess in the terminal side of the semiconductor substrate; forming a first metal layer overlying, at least in part, the MOS device and the first recess, patterning the first metal layer to form at least a first electrode, a portion of the first electrode overlying the first recess, attaching a first carrier substrate to the terminal side of the MOS device, forming a second recess in a metal side of the semiconductor substrate, the second recess being substantially aligned with the first recess, and forming a second metal layer overlying, at least in part, the metal side of the semiconductor substrate, the second metal layer filling the second recess and forming the first metal substrate; forming a second semiconductor device, the second semiconductor device having a second terminal on a terminal side of the second semiconductor device; forming a patterned conductive layer, the patterned conductive layer including an interconnected conductive region; and bonding the patterned conductive layer with the first semiconductor device and the second semiconductor device, such that the patterned conductive layer is at least partially between the first semiconductor device and the second semiconductor device, and the conductive region is electrically coupled with the first terminal and coupled with the second terminal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A three-dimensional semiconductor device, comprising:
-
a first semiconductor device, the first semiconductor device including; a first shielded gate disposed in a trench region of the first semiconductor device, and a first terminal electrically coupled with either a drain region of the first semiconductor device or a source region of the first semiconductor device; and a second semiconductor device disposed above the first semiconductor device, the second semiconductor device including; a second shielded gate disposed in a trench region of the second semiconductor device, and a second terminal electrically coupled with either a drain region of the second semiconductor device or a source region of the second semiconductor device the first terminal being electrically coupled with the second terminal such that the first terminal and the second terminal have substantially a same electrical voltage, the first shielded gate and the second shielded gate not being permanently electrically coupled together. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21)
-
Specification