Liquid crystal display and thin film transistor array panel usable with the liquid crystal display
First Claim
1. A thin film transistor array panel comprising:
- a substrate;
a gate line disposed on the substrate;
a first data line disposed on the substrate and intersecting the gate line;
a gate insulating layer disposed between the gate line and the first data line;
a thin film transistor including a gate electrode connected to the gate line, a source electrode connected to the first data line, and a drain electrode;
a plurality of color filters disposed on the thin film transistor and the gate insulating layer;
a passivation layer disposed on the color filters; and
a first pixel electrode disposed on the passivation layer, connected to the drain electrode, and having a first edge and a second edge obliquely facing the first edge,wherein the first data line comprises a first portion disposed above an imaginary line, the imaginary line being disposed between the first edge and the second edge of the first pixel electrode.
0 Assignments
0 Petitions
Accused Products
Abstract
A liquid crystal display with improved viewing angle and uncompromised transmittance is provided, along with a thin film transistor (TFT) array panel usable for such liquid crystal display. The TFT array panel includes a substrate, a plurality of gate lines formed on the substrate, a plurality of data lines formed on the substrate and intersecting the gate lines, and a plurality of thin film transistors. Each of the thin film transistors includes a gate electrode connected to one of the gate lines, a source electrode connected to one of the data lines, and a drain electrode. The TFT array panel also includes a plurality of pixel electrodes, each of the pixel electrodes connected to one of the drain electrodes and having a pair of oblique edges parallel to each other, and covering at least a portion of the drain electrodes.
-
Citations
11 Claims
-
1. A thin film transistor array panel comprising:
-
a substrate; a gate line disposed on the substrate; a first data line disposed on the substrate and intersecting the gate line; a gate insulating layer disposed between the gate line and the first data line; a thin film transistor including a gate electrode connected to the gate line, a source electrode connected to the first data line, and a drain electrode; a plurality of color filters disposed on the thin film transistor and the gate insulating layer; a passivation layer disposed on the color filters; and a first pixel electrode disposed on the passivation layer, connected to the drain electrode, and having a first edge and a second edge obliquely facing the first edge, wherein the first data line comprises a first portion disposed above an imaginary line, the imaginary line being disposed between the first edge and the second edge of the first pixel electrode. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
Specification