Semiconductor device and method of driving semiconductor device
First Claim
1. A semiconductor device comprising:
- a first memory cell and a second memory cell, each of the first memory cell and the second memory cell including a first transistor and a second transistor;
each of the first transistor and the second transistor in each of the first memory cell and the second memory cell comprising a gate, a source and a drain;
a first wiring electrically connected to one of the source and the drain of the first transistor of the first memory cell and one of the source and the drain of the first transistor of the second memory cell;
a second wiring electrically connected to the other of the source and the drain of the first transistor of the first memory cell and one of the source and the drain of the second transistor of the first memory cell;
a third wiring electrically connected to the other of the source and the drain of the first transistor of the second memory cell and one of the source and the drain of the second transistor of the second memory cell; and
a fourth wiring electrically connected to the gate of the second transistor of the first memory cell and the gate of the second transistor of the second memory cell,wherein in each of the first memory cell and the second memory cell, the other of the source and the drain of the second transistor is electrically connected to the gate of the first transistor.
1 Assignment
0 Petitions
Accused Products
Abstract
The number of wirings per unit memory cell is reduced by sharing a bit line by a writing transistor and a reading transistor. Data is written by turning on the writing transistor so that a potential of the bit line is supplied to a node where one of a source electrode and a drain electrode of the writing transistor and a gate electrode of the reading transistor are electrically connected, and then turning off the writing transistor so that a predetermined amount of charge is held in the node. Data is read by using a reading signal line connected to one of a source electrode and a drain electrode of the reading transistor so that a predetermined reading potential is supplied to the reading signal line, and then detecting a potential of the bit line.
-
Citations
12 Claims
-
1. A semiconductor device comprising:
-
a first memory cell and a second memory cell, each of the first memory cell and the second memory cell including a first transistor and a second transistor;
each of the first transistor and the second transistor in each of the first memory cell and the second memory cell comprising a gate, a source and a drain;a first wiring electrically connected to one of the source and the drain of the first transistor of the first memory cell and one of the source and the drain of the first transistor of the second memory cell; a second wiring electrically connected to the other of the source and the drain of the first transistor of the first memory cell and one of the source and the drain of the second transistor of the first memory cell; a third wiring electrically connected to the other of the source and the drain of the first transistor of the second memory cell and one of the source and the drain of the second transistor of the second memory cell; and a fourth wiring electrically connected to the gate of the second transistor of the first memory cell and the gate of the second transistor of the second memory cell, wherein in each of the first memory cell and the second memory cell, the other of the source and the drain of the second transistor is electrically connected to the gate of the first transistor. - View Dependent Claims (2, 3, 4)
-
-
5. A semiconductor device comprising:
-
a reading signal line; a plurality of bit lines; a word line; a first driving circuit electrically connected to the reading signal line; a second driving circuit electrically connected to the plurality of bit lines; a third driving circuit electrically connected to the word line; and a plurality of memory cells, each of the plurality of memory cells comprising; a first transistor and a second transistor;
each of the first transistor and the second transistor comprising a gate, a source and a drain;wherein one of the source and the drain of the first transistor is electrically connected to the reading signal line, wherein one of the source and the drain of the second transistor is electrically connected to the gate of the first transistor, wherein the other of the source and the drain of the first transistor and the other of the source and the drain of the second transistor are electrically connected to one of the plurality of bit lines, and wherein the gate of the second transistor is electrically connected to the word line. - View Dependent Claims (6, 7, 8)
-
-
9. A method for driving a semiconductor device comprising:
-
a memory cell including a first transistor and a second transistor;
each of the first transistor and the second transistor comprising a gate, a source and a drain;a first wiring electrically connected to one of the source and the drain of the first transistor; and a second wiring electrically connected to the other of the source and the drain of the first transistor and one of the source and the drain of the second transistor, wherein the other of the source and the drain of the second transistor is electrically connected to the gate of the first transistor, the method for driving the semiconductor device comprising the steps of; in a state where the first transistor is in an off state, turning on the second transistor, applying a high-level potential or a low-level potential which is supplied to the second wiring, to the gate of the first transistor; and turning off the second transistor, whereby a potential of the gate of the first transistor is held. - View Dependent Claims (10)
-
-
11. A method for driving a semiconductor device comprising:
-
a memory cell including a first transistor and a second transistor;
each of the first transistor and the second transistor comprising a gate, a source and a drain;a first wiring electrically connected to one of the source and the drain of the first transistor; and a second wiring electrically connected to the other of the source and the drain of the first transistor and one of the source and the drain of the second transistor, wherein the other of the source and the drain of the second transistor is electrically connected to the gate of the first transistor, the method for driving the semiconductor device comprising the steps of; turning off the second transistor; setting the second wiring at a second potential and then setting the first wiring at a first potential; and detecting on or off of the first transistor. - View Dependent Claims (12)
-
Specification