×

SRAM sense amplifier

  • US 8,536,898 B2
  • Filed: 06/02/2011
  • Issued: 09/17/2013
  • Est. Priority Date: 06/02/2010
  • Status: Expired due to Fees
First Claim
Patent Images

1. A sense amplifier comprising:

  • a first input signal line and a second input signal line for receiving a first input signal and a second input signal, respectively; and

    a first internal node and a second internal node; and

    a first output node and a second output node, said first output node and second output node configured to resolve to complementary levels when the sense amplifier is enabled; and

    a control signal; and

    a supply voltage; and

    a first transistor of a first conductivity type, being referred to as the first type-1 feedback transistor, the source of said first type-1 feedback transistor being coupled to said first input signal line, the drain of said first type-1 feedback transistor being coupled to said first internal node and the gate of said first type-1 feedback transistor being coupled to said second output node; and

    a second transistor of said first conductivity type, referred to as the second type-1 feedback transistor, the source of said second type-1 feedback transistor being coupled to said second input signal line, the drain of said second type-1 feedback transistor being coupled to said second internal node and the gate of said second type-1 feedback transistor being coupled to said first output node; and

    a third transistor of said first conductivity type, referred to as the first type-1 gating transistor, the source of said first type-1 gating transistor being coupled to said first internal node, the drain of said first type-1 gating transistor being coupled to said first output node and the gate of said first type-1 gating transistor being coupled to said control signal; and

    a fourth transistor of said first conductivity type, referred to as the second type-1 gating transistor, the source of said second type-1 gating transistor being coupled to said second internal node, the drain of said second type-1 gating transistor being coupled to said second output node and the gate of said second type-1 gating transistor being coupled to said control signal; and

    a fifth transistor of a second conductivity type, referred to as the first type-2 feedback transistor, the source of said first type-2 feedback transistor being coupled to said supply voltage, the drain of said first type-2 feedback transistor being coupled to said first output node and the gate of said first type-2 feedback transistor being coupled to said second output node; and

    a sixth transistor of said second conductivity type, referred to as the second type-2 feedback transistor, the source of said second type-2 feedback transistor being coupled to said supply voltage, the drain of said second type-2 feedback transistor being coupled to said second output node and the gate of said second type-2 feedback transistor being coupled to said first output node,the body connection of said first type-1 feedback transistor being coupled to said second input signal line; and

    the body connection of said second type-1 feedback transistor being coupled to said first input signal line.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×