Pipelined ADC stage filters
First Claim
Patent Images
1. A pipelined Analog-to-Digital Converter (ADC) stage comprising:
- a main sampling path comprising a first filter in series with a first sample and hold circuit; and
a sub-ADC sampling path comprising a second filter in series with a second sample and hold circuit driving a sub-ADC connected to a sub-Digital-to-Analog Converter (DAC);
wherein a frequency response of said main sampling path is matched to a frequency response of said sub-ADC sampling path such that a residue signal of said pipelined ADC stage stays within range.
2 Assignments
0 Petitions
Accused Products
Abstract
A pipelined Analog-to-Digital Converter (ADC) stage includes a main sampling path having a first filter in series with a first sample and hold circuit and a sub-ADC sampling path having a second filter in series with a second sample and hold circuit driving a sub-ADC connected to a sub-Digital-to-Analog Converter (DAC). The frequency response of the main sampling path is matched to a frequency response of the sub-ADC sampling path such that a residue signal of the pipelined ADC stage stays within range.
-
Citations
20 Claims
-
1. A pipelined Analog-to-Digital Converter (ADC) stage comprising:
-
a main sampling path comprising a first filter in series with a first sample and hold circuit; and a sub-ADC sampling path comprising a second filter in series with a second sample and hold circuit driving a sub-ADC connected to a sub-Digital-to-Analog Converter (DAC); wherein a frequency response of said main sampling path is matched to a frequency response of said sub-ADC sampling path such that a residue signal of said pipelined ADC stage stays within range. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A method for operating a pipelined Analog-to-Digital Converter (ADC) stage, the method comprising:
-
sampling an input signal with a main sampling path comprising a first snubbing filter and a Multiplying-Digital-to-Analog Converter (MDAC); and sampling said input signal with a sub-ADC sampling path comprising a second filter and a sub-ADC connected to said MDAC; wherein a frequency response of said main sampling path is matched to a frequency response of said sub-ADC sampling path such that a residue signal of said pipelined ADC stage stays within range. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. A pipelined Analog-to-Digital Converter (ADC) comprising a number of stages, a first stage comprising:
-
a signal input connected to a main sampling path comprising a first snubbing filter between said signal input and a Multiplying-Digital-to-Analog Converter (MDAC); and a sub-ADC sampling path comprising a second filter between said signal input and a sub ADC connected to said MDAC, said sub-ADC sampling path also connected to said signal input; wherein a frequency response of said main sampling path is matched to a frequency response of said sub-ADC sampling path such that a residue signal of said pipelined ADC stage stays within range and a frequency response of said sub-ADC is not matched with a frequency response of said main sampling path.
-
Specification