Methods of forming CMOS semiconductor devices
First Claim
1. A method, comprising:
- forming first, second and third gate stacks, said first and second gate stacks being positioned above separated active regions in a semiconducting substrate, said third gate stack being an isolation stack positioned above an isolation structure formed in said semiconducting substrate, wherein each of said gate stacks is comprised of at least a layer of gate electrode material, a first layer of hard mask material positioned above said layer of gate electrode material, a second layer of hard mask material positioned above said first layer of hard mask material and a third layer of hard mask material positioned above said second layer of hard mask material, wherein said second layer of hard mask material is comprised of a material that may be selectively etched relative to said first and third layers of hard mask material;
with said first gate stack and said isolation gate stack masked, performing a first etching process on a layer of spacer material to form sidewall spacers positioned proximate said second gate stack;
after forming said sidewall spacers, performing a second etching process to remove said second layer of hard mask material in said second gate stack, thereby exposing said first layer of hard mask material in said second gate stack;
forming an etch stop layer above said first gate stack, said second gate stack and said isolation gate stack;
with said second gate stack and said isolation gate stack masked, performing at least one third etching process on said etch stop layer and on said layer of spacer material to form sidewall spacers positioned proximate said first gate stack, said at least one third etching process exposing said second layer of hard mask material in said first gate stack;
performing a fourth etching process to remove said second layer of hard mask material in said first gate stack, thereby exposing said first layer of hard mask material in said first gate stack;
forming a polish stop layer between said plurality of gate stacks, an upper surface of said polish stop layer being positioned at a level that is above a level of an upper surface of said layer of gate electrode material in each of said gate stacks;
performing at least one fifth etching process on said etch stop layer, said layer of spacer material, and said second layer of hard mask material positioned above or proximate said isolation gate stack, said at least one fifth etching process exposing said first layer of hard mask material in said isolation gate stack; and
performing at least one chemical mechanical polishing process to remove material positioned above said upper surface of said polish stop layer.
5 Assignments
0 Petitions
Accused Products
Abstract
One method disclosed herein includes forming first, second and third gate stacks, wherein one of the gate stacks is an isolation stack positioned above an isolation structure and each of the gate stacks is comprised of three layers of hard mask material positioned above a layer of gate electrode material. The method also involves forming sidewall spacers proximate the second gate stack while the first and isolation gate stacks are masked, forming sidewall spacers proximate the first gate stack while the second and isolation gate stacks are masked, forming a polish stop layer between the plurality of gate stacks, performing another etching process on an etch stop layer, a layer of spacer material, and the second layer of hard mask material positioned above or proximate the isolation gate stack and performing a chemical mechanical polishing process to remove material positioned above an upper surface of the polish stop layer.
-
Citations
18 Claims
-
1. A method, comprising:
-
forming first, second and third gate stacks, said first and second gate stacks being positioned above separated active regions in a semiconducting substrate, said third gate stack being an isolation stack positioned above an isolation structure formed in said semiconducting substrate, wherein each of said gate stacks is comprised of at least a layer of gate electrode material, a first layer of hard mask material positioned above said layer of gate electrode material, a second layer of hard mask material positioned above said first layer of hard mask material and a third layer of hard mask material positioned above said second layer of hard mask material, wherein said second layer of hard mask material is comprised of a material that may be selectively etched relative to said first and third layers of hard mask material; with said first gate stack and said isolation gate stack masked, performing a first etching process on a layer of spacer material to form sidewall spacers positioned proximate said second gate stack; after forming said sidewall spacers, performing a second etching process to remove said second layer of hard mask material in said second gate stack, thereby exposing said first layer of hard mask material in said second gate stack; forming an etch stop layer above said first gate stack, said second gate stack and said isolation gate stack; with said second gate stack and said isolation gate stack masked, performing at least one third etching process on said etch stop layer and on said layer of spacer material to form sidewall spacers positioned proximate said first gate stack, said at least one third etching process exposing said second layer of hard mask material in said first gate stack; performing a fourth etching process to remove said second layer of hard mask material in said first gate stack, thereby exposing said first layer of hard mask material in said first gate stack; forming a polish stop layer between said plurality of gate stacks, an upper surface of said polish stop layer being positioned at a level that is above a level of an upper surface of said layer of gate electrode material in each of said gate stacks; performing at least one fifth etching process on said etch stop layer, said layer of spacer material, and said second layer of hard mask material positioned above or proximate said isolation gate stack, said at least one fifth etching process exposing said first layer of hard mask material in said isolation gate stack; and performing at least one chemical mechanical polishing process to remove material positioned above said upper surface of said polish stop layer. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method, comprising:
-
forming first, second and third gate stacks, said first and second gate stacks being positioned above separated active regions in a semiconducting substrate, said third gate stack being an isolation stack positioned above an isolation structure formed in said semiconducting substrate, wherein each of said gate stacks is comprised of at least a layer of gate electrode material, a first hard mask layer comprised of silicon nitride positioned above said layer of gate electrode material, a second hard mask layer comprised of a carbon-based material positioned above said first hard mask layer and a third hard mask layer comprised of silicon nitride positioned above said second hard mask layer; with said first gate stack and said isolation gate stack masked, performing a first etching process on a layer of spacer material to form sidewall spacers positioned proximate said second gate stack; after forming said sidewall spacers, performing a second etching process to remove said second hard mask layer in said second gate stack, thereby exposing said first hard mask layer in said second gate stack; forming an etch stop layer above said first gate stack, said second gate stack and said isolation gate stack; with said second gate stack and said isolation gate stack masked, performing at least one third etching process on said etch stop layer and on said layer of spacer material to form sidewall spacers positioned proximate said first gate stack, said at least one third etching process exposing said second hard mask layer in said first gate stack; performing a fourth etching process to remove said second hard mask layer in said first gate stack, thereby exposing said first hard mask layer in said first gate stack; forming a polish stop layer between said plurality of gate stacks, an upper surface of said polish stop layer being positioned at a level that is above a level of an upper surface of said layer of gate electrode material in each of said gate stacks; performing at least one fifth etching process on said etch stop layer, said layer of spacer material, and said second hard mask layer positioned above or proximate said isolation gate stack, said at least one fifth etching process exposing said first hard mask layer in said isolation gate stack; and performing at least one chemical mechanical polishing process to remove material positioned above said upper surface of said polish stop layer. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A method, comprising:
-
forming an isolation structure in a semiconducting substrate, said isolation structure dividing said substrate into separated active regions; performing at least one etching process on a stack of materials to define a first gate stack positioned above one of said active regions, a second gate stack positioned above the other of said active regions and an isolation gate stack positioned above said isolation structure, wherein each of said gate stacks is comprised of at least a layer of gate electrode material, a first layer of hard mask material positioned above said layer of gate electrode material, a second layer of hard mask material positioned above said first layer of hard mask material and a third layer of hard mask material positioned above said second layer of hard mask material, wherein said second layer of hard mask material is comprised of a material that may be selectively etched relative to said first and third layers of hard mask material; forming a layer of spacer material above said first gate stack, said second gate stack and said isolation gate stack; forming a first masking layer above said isolation gate stack and said first gate stack, said first masking layer exposing said second gate stack for further processing; with said first masking layer in place, performing a first etching process on said layer of spacer material to form sidewall spacers positioned proximate said second gate stack; after forming said sidewall spacers, performing a second etching process to remove said second layer of hard mask material in said second gate stack, thereby exposing said first layer of hard mask material in said second gate stack; removing said first masking layer; forming an etch stop layer above said first gate stack, said second gate stack and said isolation gate stack; forming a second masking layer above said isolation gate stack and said second gate stack, said second masking layer exposing said first gate stack for further processing; with said second masking layer in place, performing at least one third etching process on said etch stop layer and on said layer of spacer material to form sidewall spacers positioned proximate said first gate stack, said at least one third etching process exposing said second layer of hard mask material in said first gate stack; performing a fourth etching process to remove said second layer of hard mask material in said first gate stack, thereby exposing said first layer of hard mask material in said first gate stack;
after removing said second layer of hard mask material from above said first gate stack, removing said second masking layer;forming a polish stop layer between said plurality of gate stacks, an upper surface of said polish stop layer being positioned at a level that is above a level of an upper surface of said layer of gate electrode material in each of said gate stacks; performing at least one fifth etching process on said etch stop layer, said layer of spacer material, and said second layer of hard mask material positioned above or proximate said isolation gate stack, said at least one fifth etching process exposing said first layer of hard mask material in said isolation gate stack; and performing at least one chemical mechanical polishing process to remove material positioned above said upper surface of said polish stop layer. - View Dependent Claims (14, 15, 16, 17, 18)
-
Specification