Arrangement and method for channel mapping in a wireless communication system
First Claim
1. A base station for operating in a wireless communication system, the base station comprising:
- first interleaving logic for interleaving a bit sequence comprising systematic bits to produce an interleaved systematic bit sequence;
second interleaving logic for interleaving a bit sequence comprising parity bits to produce an interleaved parity bit sequence; and
mapping logic for mapping bits in accordance with a modulation scheme such that;
bits from the interleaved systematic bit sequence are mapped to high reliability bits of the modulation scheme and bits from the interleaved parity sequence are mapped to low reliability bits of the modulation scheme, andthe systematic bits and the parity bits are mapped to physical channels in different ones of a forward direction and a reverse direction.
1 Assignment
0 Petitions
Accused Products
Abstract
An arrangement and method for channel mapping in a UTRA TDD HSDPA wireless communication system by applying interleaving functions in first (530) and second (540) interleaving means to a bit sequence to produce symbols for mapping to physical channels, the first and second interleaving means being arranged to map symbols from respectively systematic and parity bits in a predetermined scheme, e.g., mapping symbols in a forward direction when a channel has an even index number, and in a reverse direction when a channel has an odd index number. The symbols may comprise bit-pairs, each of a systematic bit and parity bit.
Systematic bits are preferably mapped to high reliability bit positions in TDD HSDPA, achieving a performance gain of between 0.2 dB and 0.5 dB. The forwards/reverse mapping allows a degree of interleaving that improves system performance in fading channels or channels disturbed by short time period noise or interference.
15 Citations
19 Claims
-
1. A base station for operating in a wireless communication system, the base station comprising:
-
first interleaving logic for interleaving a bit sequence comprising systematic bits to produce an interleaved systematic bit sequence; second interleaving logic for interleaving a bit sequence comprising parity bits to produce an interleaved parity bit sequence; and mapping logic for mapping bits in accordance with a modulation scheme such that; bits from the interleaved systematic bit sequence are mapped to high reliability bits of the modulation scheme and bits from the interleaved parity sequence are mapped to low reliability bits of the modulation scheme, and the systematic bits and the parity bits are mapped to physical channels in different ones of a forward direction and a reverse direction. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A mobile user equipment for operating in a wireless communication system, the mobile user equipment comprising:
-
first interleaving logic for interleaving a bit sequence comprising systematic bits to produce an interleaved systematic bit sequence; second interleaving logic for interleaving a bit sequence comprising parity bits to produce an interleaved parity bit sequence; and mapping logic for mapping bits in accordance with a modulation scheme such that; bits from the interleaved systematic bit sequence are mapped to high reliability bits of the modulation scheme and bits from the interleaved parity sequence are mapped to low reliability bits of the modulation scheme, and the systematic bits and the parity bits are mapped to physical channels in different ones of a forward direction and a reverse direction. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A mobile user equipment for channel de-mapping in a wireless communication system, the mobile user equipment comprising:
-
de-mapping logic for de-mapping bits in accordance with a modulation scheme; ungrouping logic arranged to ungroup groups of the bits to produce an interleaved parity bit sequence and an interleaved systematic bit sequence, the groups of the bits each comprising parity bits and systematic bits, wherein the systematic bits and the parity bits are mapped to physical channels in different ones of a forward direction and a reverse direction; first deinterleaving logic for deinterleaving the systematic bit sequence to produce a deinterleaved systematic bit sequence comprising systematic bits; and second deinterleaving logic for deinterleaving the parity bit sequence to produce a deinterleaved parity bit sequence comprising parity bits. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification