Rapidly deployed modular telemetry system
First Claim
Patent Images
1. A rapidly deployed modular telemetry system comprised of:
- at least one flight computer;
at least one microcontroller;
at least one FPGA component configured with CCSDS compliant software, said FPGA being operatively connected with said at least one microcontroller;
at least one error-checking encoder component operatively connected with said microprocessor to perform at least one error-checking protocol;
at least one flight computer interface operatively connected with said at least one FPGA and said at least one flight computer;
at least one receiver deck;
at least one transmitter deck; and
at least one power source.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention is a telemetry system, and more specifically is a rapidly deployed modular telemetry apparatus which utilizes of SDR technology and the FPGA programming capability to reduce the number of hardware components and programming required to deploy a telemetry system.
7 Citations
26 Claims
-
1. A rapidly deployed modular telemetry system comprised of:
-
at least one flight computer; at least one microcontroller; at least one FPGA component configured with CCSDS compliant software, said FPGA being operatively connected with said at least one microcontroller; at least one error-checking encoder component operatively connected with said microprocessor to perform at least one error-checking protocol; at least one flight computer interface operatively connected with said at least one FPGA and said at least one flight computer; at least one receiver deck; at least one transmitter deck; and at least one power source. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A telemetry system for a micro satellite comprised of:
-
at least one transmitter which transmits at least one telemetry signal to at least one flight computer interface; at least one interchangeable FEC error checking encoder comprised of a single FPGA into which an FEC error checking protocol has been embedded; at least one receiver; and at least one power source, wherein all other processing, error checking, modulation and demodulation are performed on said single FPGA. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25, 26)
-
Specification