Driver circuit, display device including the driver circuit, and electronic appliance including the display device

• US 8,582,716 B2
• Filed: 01/10/2013
• Issued: 11/12/2013
• Est. Priority Date: 09/24/2009
• Status: Active Grant

• Current Assignee: Semiconductor Energy Laboratory Co., Ltd.
• Original Assignee: Semiconductor Energy Laboratory Co., Ltd.
• Inventors: Koyama, Jun, Miyake, Hiroyuki
• Primary Examiner(s): O'Neill, Patrick
• Application Number:
  US13/738,390
• Publication Number:
  US 20130121456A1
• Time in Patent Office: 306 Days
• Field of Search: 377/2, 377/64, 377 77- 81, 327/108, 326/82, 326/83, 326 95- 98
• US Class Current: 377/78
• CPC Class Codes: G09G 2300/0408 Integration of the drivers onto the display substrate
• CPC Class Codes: G09G 2300/08 Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
• CPC Class Codes: G09G 2310/0267 Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
• CPC Class Codes: G09G 2310/0286 Details of a shift registers arranged for use in a driving circuit
• CPC Class Codes: G09G 2310/08 Details of timing specific for flat panels, other than clock recovery
• CPC Class Codes: G09G 2330/021 Power management, e.g. power saving
• CPC Class Codes: G09G 3/2092 Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165
• CPC Class Codes: G09G 3/3266 Details of drivers for scan electrodes
• CPC Class Codes: G11C 19/28 using semiconductor elements G11C19/14, G11C19/36 take precedence
• CPC Class Codes: H01L 27/1225 with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
• CPC Class Codes: H01L 27/124 with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits wiring structures per se H01L23/52
• CPC Class Codes: H01L 27/1251 comprising TFTs having a different architecture, e.g. top- and bottom gate TFTs
• CPC Class Codes: H01L 29/24 including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22 including organic materials H10K99/00
• CPC Class Codes: H01L 29/7869 having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
• CPC Class Codes: H01L 29/78696 characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel H01L29/78612 takes precedence; transistors having a drain offset region or a lightly doped drain [LDD] H01L29/78621
• CPC Class Codes: H03K 17/002 Switching arrangements with several input- or output terminals code converters H03M5/00, H03M7/00
• CPC Class Codes: H03K 17/693 Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors logic circuits H03K19/00; code converters H03M5/00, H03M7/00

Abstract

An object of the present invention is to provide a driver circuit including a normally-on thin film transistor, which driver circuit ensures a small malfunction and highly reliable operation. The driver circuit includes a static shift register including an inverter circuit having a first transistor and a second transistor, and a switch including a third transistor. The first to third transistors each include a semiconductor layer of an oxide semiconductor and are depletion-mode transistors. An amplitude voltage of clock signals for driving the third transistor is higher than a power supply voltage for driving the inverter circuit.

Claims

1. A driver circuit comprising:

a shift register comprising an inverter circuit and a switch,

wherein the inverter circuit comprises a first thin film transistor and a second thin film transistor,

wherein the switch comprises a third thin film transistor,

wherein the first to third thin film transistors each are depletion-mode transistors, and

wherein an amplitude voltage of clock signals for driving the third thin film transistor is higher than a power supply voltage for driving the inverter circuit.

2. The driver circuit according to claim 1,

wherein the clock signals are a first clock signal and a second clock signal, and

wherein the second clock signal is an inverted signal of the first clock signal.

3. The driver circuit according to claim 1, wherein an L/W ratio of the second thin film transistor is higher than an L/W ratio of the first thin film transistor.

4. The driver circuit according to claim 1, wherein a film thickness of a semiconductor layer of the first thin film transistor is larger than a film thickness of a semiconductor layer of the second thin film transistor.

5. The driver circuit according to claim 1, wherein the first to third thin film transistors are n-channel transistors.

6. A display device comprising the driver circuit according to claim 1.

7. An electronic appliance comprising the display device according to claim 6.

8. The driver circuit according to claim 1, wherein the shift register is a static shift register.

9. The driver circuit according to claim 1, wherein the first to third thin film transistors each comprise an oxide semiconductor layer.

10. The driver circuit according to claim 1, wherein an output terminal of the inverter circuit is electrically connected to the switch.

11. A driver circuit comprising:

a shift register comprising an inverter circuit and a switch; and

a demultiplexer circuit connected to an output terminal of the shift register,

wherein the inverter circuit comprises a first thin film transistor and a second thin film transistor,

wherein the switch comprises a third thin film transistor,

wherein the first to third thin film transistors each are depletion-mode transistors,

wherein an amplitude voltage of clock signals for driving the third thin film transistor is higher than a power supply voltage for driving the inverter circuit, and

wherein output terminals of the demultiplexer circuit are each connected to a fourth thin film transistor for holding a potential of the output terminal.

12. The driver circuit according to claim 11,

wherein the clock signals are a first clock signal and a second clock signal, and

wherein the second clock signal is an inverted signal of the first clock signal.

13. The driver circuit according to claim 11, wherein an L/W ratio of the second thin film transistor is higher than an L/W ratio of the first thin film transistor.

14. The driver circuit according to claim 11, wherein a film thickness of a semiconductor layer of the first thin film transistor is larger than a film thickness of a semiconductor layer of the second thin film transistor.

15. The driver circuit according to claim 11, wherein an L/W ratio of a fifth thin film transistor in the demultiplexer circuit is lower than an L/W ratio of the fourth thin film transistor.

16. The driver circuit according to claim 11,

wherein a gate of the fourth thin film transistor is electrically connected to a line through which a positive power supply voltage is supplied,

wherein a first terminal of the fourth thin film transistor is electrically connected to a line through which a negative power supply voltage is supplied, and

wherein a second terminal of the fourth thin film transistor is electrically connected to an output terminal of the demultiplexer circuit.

17. The driver circuit according to claim 11, wherein the first to fourth thin film transistors are n-channel transistors.

18. A display device comprising the driver circuit according to claim 11.

19. An electronic appliance comprising the display device according to claim 18.

20. The driver circuit according to claim 11, wherein the shift register is a static shift register.

21. The driver circuit according to claim 11, wherein the first to third thin film transistors each comprise an oxide semiconductor layer.

22. The driver circuit according to claim 11, wherein an output terminal of the inverter circuit is electrically connected to the switch.

23. A method for driving a driver circuit, the driver circuit including a shift register comprising an inverter circuit and a switch,

wherein the inverter circuit comprises a first thin film transistor and a second thin film transistor,

wherein the switch comprises a third thin film transistor, and

wherein the first to third thin film transistors each are depletion-mode transistors,

said method comprising the step of:

inputting clock signals to the switch,

wherein an amplitude voltage of the clock signals for driving the third thin film transistor is higher than a power supply voltage for driving the inverter circuit.

24. The method for driving a driver circuit according to claim 23,

wherein the clock signals are a first clock signal and a second clock signal, and

wherein the second clock signal is an inverted signal of the first clock signal.

25. The method for driving a driver circuit according to claim 23, wherein an L/W ratio of the second thin film transistor is higher than an L/W ratio of the first thin film transistor.

26. The method for driving a driver circuit according to claim 23, wherein a film thickness of a semiconductor layer of the first thin film transistor is larger than a film thickness of a semiconductor layer of the second thin film transistor.

27. The method for driving a driver circuit according to claim 23, wherein the first to third thin film transistors are n-channel transistors.

28. A display device comprising the driver circuit according to claim 23.

29. An electronic appliance comprising the display device according to claim 28.

30. The method for driving a driver circuit according to claim 23, wherein the shift register is a static shift register.

31. The method for driving a driver circuit according to claim 23, wherein the first to third thin film transistors each comprise an oxide semiconductor layer.

32. The method for driving a driver circuit according to claim 23, wherein an output terminal of the inverter circuit is electrically connected to the switch.