Sense amplifier and method for determining values of voltages on bit-line pair
First Claim
1. A sense amplifier, comprising:
- a first delay chain, electrically connected to a bit line and configured for receiving a clock signal and a first voltage on the bit line, so as to delay the clock signal according to the first voltage and to generate a first delay signal accordingly; and
a second delay chain, electrically connected to a complementary bit line and configured for receiving the clock signal and a second voltage on the complementary bit line, so as to delay the clock signal according to the second voltage and to generate a second delay signal accordingly.
2 Assignments
0 Petitions
Accused Products
Abstract
A sense amplifier and a method for determining the values of the voltages on a bit-line pair are provided. The sense amplifier comprises a first delay chain and a second delay chain. The first delay chain is electrically connected to a bit line and configured for receiving a clock signal and a first voltage on the bit line, so as to delay the clock signal according to the first voltage and to generate a first delay signal accordingly. The second delay chain is electrically connected to a complementary bit line and configured for receiving the clock signal and a second voltage on the complementary bit line, so as to delay the clock signal according to the second voltage and to generate a second delay signal accordingly.
130 Citations
12 Claims
-
1. A sense amplifier, comprising:
-
a first delay chain, electrically connected to a bit line and configured for receiving a clock signal and a first voltage on the bit line, so as to delay the clock signal according to the first voltage and to generate a first delay signal accordingly; and a second delay chain, electrically connected to a complementary bit line and configured for receiving the clock signal and a second voltage on the complementary bit line, so as to delay the clock signal according to the second voltage and to generate a second delay signal accordingly. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for determining the values of the voltages on a bit-line pair, comprising:
-
delaying a clock signal according to a first voltage on a bit line and generating a first delay signal accordingly, and delaying the clock signal according to a second voltage on a complementary bit line and generating a second delay signal accordingly; and determining which one of the first voltage and the second voltage is larger according to a phase relation between the first delay signal and the second delay signal. - View Dependent Claims (12)
-
Specification