Deep idle mode
First Claim
Patent Images
1. An electronic device comprising:
- a processor;
memory coupled to the processor;
a root clock coupled to the processor and configured to provide a first timing signal to the processor and the memory;
an external clock coupled to the processor, the memory, or both; and
a deep idle mode module, stored in the memory and configured to execute on the processor to;
determine that the electronic device is idle;
at least partly in response to determining that the electronic device is idle;
scale down the root clock from a first frequency to a second frequency, wherein the second frequency is greater than zero;
in response to determining that the root clock has been scaled down to the second frequency that is greater than zero, switch at least one of the processor or the memory from the root clock to receive a second timing signal from the external clock; and
after the switching from the root clock, gate the root clock.
1 Assignment
0 Petitions
Accused Products
Abstract
A deep idle mode for electronic devices is described, which provides significant power savings while allowing significantly shorter resumption times than experienced with a suspend mode. During deep idle mode, a root clock such as the microcontroller unit phase-locked loop (MPLL) is scaled or gated entirely and other clocks such as the processor, memory, and general purpose timer clocks may be scaled. To maintain functionality while these clocks are scaled or gated, an external clock source couples to the processor, memory, and a general purpose timer.
52 Citations
23 Claims
-
1. An electronic device comprising:
-
a processor; memory coupled to the processor; a root clock coupled to the processor and configured to provide a first timing signal to the processor and the memory; an external clock coupled to the processor, the memory, or both; and a deep idle mode module, stored in the memory and configured to execute on the processor to; determine that the electronic device is idle; at least partly in response to determining that the electronic device is idle; scale down the root clock from a first frequency to a second frequency, wherein the second frequency is greater than zero; in response to determining that the root clock has been scaled down to the second frequency that is greater than zero, switch at least one of the processor or the memory from the root clock to receive a second timing signal from the external clock; and after the switching from the root clock, gate the root clock. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. An electronic device comprising:
-
a processor; memory coupled to the processor; a root clock to provide a first timing signal to at least the memory; a memory clock; an external clock; and a module maintained in the memory which, when executed by the processor, causes the processor to perform operations including; in response to determining that the root clock has been scaled down from a first frequency to a second frequency that is greater than zero, switching at least the memory from receiving the first timing signal from the root clock to receiving a second timing signal from the external clock; scaling down the memory clock from a first memory clock frequency to a second memory clock frequency; and after the scaling down of the memory clock, gating the root clock. - View Dependent Claims (12, 13, 14)
-
-
15. A method comprising:
-
under control of a processor of an electronic device specifically configured with executable instructions, sending a first timing signal from a root clock to at least one of the processor or a memory; determining that the electronic device is idle; at least partly in response to the determining that the electronic device is idle; disabling interrupts received within the electronic device; after the disabling of the interrupts, scaling down the root clock from a first frequency to a second frequency, wherein the second frequency is greater than zero; in response to determining that the root clock has been scaled down to the second frequency that is greater than zero, switching the processor, the memory, or both from receiving the first timing signal from the root clock to receiving a second timing signal from an external clock; and gating the root clock. - View Dependent Claims (16, 17, 18, 19)
-
-
20. One or more computer-readable storage media storing instructions that, when executed by a processor of an electronic device, cause the processor to perform operations comprising:
-
determining that the electronic device is idle; and at least partly in response to the determining that the electronic device is idle; scaling down a root clock from a first frequency to a second frequency, wherein the second frequency is greater than zero; and in response to determining that the root clock has been scaled down to the second frequency that is greater than zero, switching at least one of the processor or the memory from receiving a first timing signal from the root clock to receiving a second timing signal from an external clock. - View Dependent Claims (21, 22, 23)
-
Specification