×

Flat panel display integrated touch screen panel

  • US 8,648,824 B2
  • Filed: 04/14/2011
  • Issued: 02/11/2014
  • Est. Priority Date: 11/18/2010
  • Status: Active Grant
First Claim
Patent Images

1. A flat panel display integrated with a touch screen panel, comprising:

  • an upper substrate and a lower substrate each comprising a display region and first and second non-display regions around the display region;

    a plurality of sensing patterns in the display region of the upper substrate;

    a plurality of sensing lines in the first non-display region of the upper substrate;

    an FPC bonding pad unit comprising a plurality of bonding pads coupled with the sensing lines, in the second non-display region of the upper substrate;

    a sealant between the second non-display regions of the upper substrate and the lower substrate; and

    transparent conductive patterns arranged at a same distance from the sealant in the second non-display region of the upper substrate, the transparent conductive patterns overlapping the sealant,wherein the transparent conductive patterns comprise first transparent conductive patterns on the FPC bonding pad unit and second transparent conductive patterns on the second non-display region, other than the FPC bonding pad unit, wherein the bonding pads of the FPC bonding pad unit comprise a first region overlapping the sealant and a second region not overlapping the sealant, and configurations of the first and second regions are different for each of the regions, wherein the second region of the bonding pads comprises;

    an opaque metal pattern in the second non-display region of the upper substrate;

    a first insulating layer with a first open region overlapping the opaque metal pattern such that the opaque metal pattern is exposed;

    a first transparent conductive pattern in a region overlapping the exposed opaque metal pattern; and

    a second insulating layer with a second open region overlapping the first transparent conductive pattern such that the first transparent conductive pattern is exposed.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×