Two-wire dimmer switch for low-power loads

• US 8,664,889 B2
• Filed: 05/15/2013
• Issued: 03/04/2014
• Est. Priority Date: 11/25/2009
• Status: Active Grant

• Current Assignee: Lutron Technology Company LLC
• Original Assignee: Lutron Electronics Company Incorporated (Lutron Electronics)
• Inventors: Newman, Robert C. Jr., Salvestrini, Christopher J.
• Primary Examiner(s): Le, Tung X
• Application Number:
  US13/894,579
• Publication Number:
  US 20130249428A1
• Time in Patent Office: 293 Days
• Field of Search: 315/194, 315/199, 315/291, 315/294, 315/297, 315/307, 315/311, 315/318, 363/126
• US Class Current: 315/291
• CPC Class Codes: G05F 3/08 wherein the variable is dc
• CPC Class Codes: H02M 7/06 using discharge tubes without control electrode or semiconductor devices without control electrode
• CPC Class Codes: H05B 39/04 Controlling
• CPC Class Codes: H05B 39/048 with reverse phase control
• CPC Class Codes: H05B 45/10 Controlling the intensity of the light
• CPC Class Codes: H05B 47/10 Controlling the light source
• CPC Class Codes: Y02B 20/00 Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps

Abstract

A two-wire load control device (such as, a dimmer switch) is operable to control the amount of power delivered from an AC power source to an electrical load (such as, a high-efficiency lighting load) and has substantially no minimum load requirement. The dimmer switch includes a bidirectional semiconductor switch, which is operable to be rendered conductive each half-cycle and to remain conductive independent of the magnitude of a load current conducted through semiconductor switch. The dimmer switch comprises a control circuit that conducts a control current through the load in order to generate a gate drive signal for rendering the bidirectional semiconductor switch conductive and non-conductive each half-cycle. The control circuit may provide a constant gate drive to the bidirectional semiconductor switch after the bidirectional semiconductor switch is rendered conductive each half-cycle. The bidirectional semiconductor switch may comprise, for example, a triac or two field-effect transistors coupled in anti-series connection.

Claims

1. A load control device for controlling the amount of power delivered from an AC power source to an electrical load to a desired amount of power, the load control device comprising:

a bidirectional semiconductor switch adapted to be coupled in series electrical connection between the AC power source and the electrical load for conducting a load current from the AC power source to the electrical load, the bidirectional semiconductor switch having a control input for rendering the bidirectional semiconductor switch conductive and non-conductive; and

a control circuit receiving a signal representative of a voltage developed across the bidirectional semiconductor switch, the control circuit operable to determine a half-cycle start time near the beginning of a half-cycle of the AC power source in response to the signal representative of the voltage developed across the bidirectional semiconductor switch;

wherein the control circuit;

conducts a control current through the load so as to generate a gate drive signal that is operatively coupled to the control input of the bidirectional semiconductor switch;

drives the gate drive signal to a first magnitude to render the bidirectional semiconductor switch conductive after a first variable amount of time has elapsed since the half-cycle start time;

maintains the gate drive signal at the first magnitude after the bidirectional semiconductor switch is rendered conductive, such that the bidirectional semiconductor switch remains conductive independent of the magnitude of the load current conducted through the bidirectional semiconductor switch;

drives the gate drive signal to a second magnitude to render the bidirectional semiconductor switch non-conductive after a second fixed amount of time has elapsed since the half-cycle start time;

controls the second fixed amount of time to be approximately equal during each half-cycle of the AC power source;

varies the first variable amount of time in response to the desired amount of power to be delivered to the load to control the amount of power delivered to the load to the desired amount;

further comprising a rectifier circuit for receiving the voltage developed across the bidirectional semiconductor switch and generating a rectified voltage;

wherein the signal representative of a voltage developed across the bidirectional semiconductor switch comprises the rectified voltage generated by the rectifier circuit;

wherein the control circuit is operable to determine the half-cycle start time in response to the magnitude of the rectified voltage exceeding a threshold when the rectified voltage is increasing in magnitude with respect to time, such that the half-cycle start time occurs after the beginning of a half-cycle of the AC power source; and

wherein the control circuit comprises a microprocessor.

2. The load control device of claim 1, further comprising:

an intensity adjustment actuator adapted to be actuated for adjusting the desired amount of power delivered to the load;

wherein the microprocessor is operable to determine the desired amount of power to be delivered to the load in response to the intensity adjustment actuator.

3. The load control device of claim 2, wherein the control circuit comprises raise and lower tactile switches coupled to the microprocessor, and the intensity adjustment actuator comprises a rocker switch for actuating the raise and lower tactile switches for respectively increasing and decreasing the desired amount of power to be delivered to the load.

4. The load control device of claim 2, wherein the control circuit comprises a potentiometer coupled to the microprocessor, and the intensity adjustment actuator comprises a slider knob mechanically coupled to the potentiometer, such that the potentiometer generates a DC voltage representative of the desired amount of power to be delivered to the load.

5. The load control device of claim 1, further comprising:

an RF receiver coupled to the microprocessor and operable to receive an RF signal;

wherein the microprocessor is operable to determine the desired amount of power to be delivered to the load in response to the RF signal.

6. The load control device of claim 1, wherein the control circuit further comprises a power supply for generating a DC supply voltage for powering the microprocessor, the power supply coupled to conduct a charging current through a storage capacitor and the load when the bidirectional semiconductor switch is non-conductive in order to generate the DC supply voltage across the storage capacitor, the charging current making up a portion of the control current of the control circuit.

7. A load control device for controlling the amount of power delivered from an AC power source to an electrical load to a desired amount of power, the load control device comprising:

a bidirectional semiconductor switch adapted to be coupled in series electrical connection between the AC power source and the electrical load for conducting a load current from the AC power source to the electrical load, the bidirectional semiconductor switch having a control input for rendering the bidirectional semiconductor switch conductive and non-conductive; and

a control circuit receiving a signal representative of a voltage developed across the bidirectional semiconductor switch, the control circuit operable to determine a half-cycle start time near the beginning of a half-cycle of the AC power source in response to the signal representative of the voltage developed across the bidirectional semiconductor switch;

wherein the control circuit;

conducts a control current through the load so as to generate a gate drive signal that is operatively coupled to the control input of the bidirectional semiconductor switch;

drives the gate drive signal to a first magnitude to render the bidirectional semiconductor switch conductive after a first variable amount of time has elapsed since the half-cycle start time;

maintains the gate drive signal at the first magnitude after the bidirectional semiconductor switch is rendered conductive, such that the bidirectional semiconductor switch remains conductive independent of the magnitude of the load current conducted through the bidirectional semiconductor switch;

drives the gate drive signal to a second magnitude to render the bidirectional semiconductor switch non-conductive after a second fixed amount of time has elapsed since the half-cycle start time;

controls the second fixed amount of time to be approximately equal during each half-cycle of the AC power source;

varies the first variable amount of time in response to the desired amount of power to be delivered to the load to control the amount of power delivered to the load to the desired amount;

wherein the bidirectional semiconductor switch comprises first and second switching transistors coupled in anti-series connection.

8. The load control device of claim 7, wherein the first and second switching transistors comprise first and second FETs.

9. The load control device of claim 8, wherein the control circuit renders both the first and second FETs conductive and non-conductive at the same times each half-cycle to control the amount of power delivered to the load.

10. A load control device for controlling the amount of power delivered from an AC power source to an electrical load to a desired amount of power, the load control device comprising:

a bidirectional semiconductor switch adapted to be coupled in series electrical connection between the AC power source and the electrical load for conducting a load current from the AC power source to the electrical load, the bidirectional semiconductor switch having a control input for rendering the bidirectional semiconductor switch conductive and non-conductive; and

a control circuit operable to conduct a control current through the load in order to render the bidirectional semiconductor switch conductive and non-conductive each half-cycle of the AC power source, the control circuit including a timing circuit for generating a timing signal that increases in magnitude with respect to time, the timing circuit starting to generate the timing signal at a start time shortly after a zero-crossing of the AC power source, the control circuit also including a drive circuit for receiving the timing signal and rendering the bidirectional semiconductor switch conductive each half-cycle in response to the magnitude of the timing signal, so as to control the amount of power delivered to the electrical load to the desired amount;

wherein the timing circuit is operable to continue generating the timing signal after the bidirectional semiconductor switch is rendered conductive each half-cycle, such that the drive circuit continues to render the bidirectional semiconductor switch conductive and the bidirectional semiconductor switch remains conductive independent of the magnitude of the load current conducted through the bidirectional semiconductor switch; and

wherein the bidirectional semiconductor switch comprises first and second switching transistors coupled in anti-series connection.

11. The load control device of claim 10, wherein the first and second switching transistors comprise first and second FETs.

12. The load control device of claim 11, wherein the control circuit renders both the first and second FETs conductive and non-conductive at the same time each half-cycle to control the amount of power delivered to the load.

13. A lighting control system adapted to be coupled to an AC power source, the lighting control system comprising:

a high-efficiency lighting load including a high-efficiency light source and a load regulation device electrically coupled to the high-efficiency light source for controlling the amount of power delivered to the high-efficiency light source, the load regulation device characterized by a capacitive impedance; and

a two-wire dimmer switch adapted to be coupled between the AC power source and the high-efficiency lighting load, the dimmer switch comprising a bidirectional semiconductor switch adapted to be coupled in series electrical connection between the AC power source and the high-efficiency lighting load for conducting a load current from the AC power source to the high-efficiency lighting load, the dimmer switch further comprising a control circuit operable to conduct a control current through the high-efficiency lighting load in order to render the bidirectional semiconductor switch conductive each half-cycle of the AC power source;

wherein the bidirectional semiconductor switch remains conductive independent of the magnitude of the load current conducted through the bidirectional semiconductor switch, and is operable to conduct the load current to and from the high-efficiency lighting load during a single half cycle of the AC power source; and

wherein the bidirectional semiconductor switch of the dimmer switch comprises first and second FETs coupled in anti-series connection.

14. The lighting control system of claim 13, wherein the control circuit renders both the first and second FETs conductive and non-conductive at the same times each half-cycle to control the amount of power delivered to the high-efficiency lighting load.

15. A two-wire load control device for controlling the amount of power delivered from an AC power source to an electrical load to a desired amount of power, the load control device comprising:

a bidirectional semiconductor switch adapted to be coupled in series electrical connection between the AC power source and the electrical load for conducting a load current from the AC power source to the electrical load, the bidirectional semiconductor switch operable to be rendered conductive and to remain conductive independent of the magnitude of the load current conducted through the semiconductor switch;

an analog control circuit coupled so as to conduct a control current through the electrical load and to generate a timing voltage that increases in magnitude with respect to time; and

a drive circuit for receiving the timing voltage and rendering the bidirectional semiconductor switch conductive and non-conductive each half-cycle, so as to control the amount of power delivered to the electrical load to the desired amount; and

wherein the bidirectional semiconductor switch comprises first and second switching transistors coupled in anti-series connection.

16. The load control device of claim 15, wherein the first and second switching transistors comprise first and second FETs.

17. The load control device of claim 16, wherein the drive circuit renders both the first and second FETs conductive and non-conductive at the same time each half-cycle to control the amount of power delivered to the load.

18. The load control device of claim 17, wherein the analog control circuit comprises a timing circuit and the timing voltage increases in magnitude with respect to time at a constant rate.

19. The load control device of claim 18, wherein the timing circuit starts to generate the timing voltage at a start time shortly after a zero-crossing of the AC power source, the timing circuit continuing to generate the timing voltage after the bidirectional semiconductor switch is rendered conductive each half-cycle, such that the drive circuit continues to render the bidirectional semiconductor switch conductive and the bidirectional semiconductor switch remains conductive independent of the magnitude of the load current conducted through the bidirectional semiconductor switch.

20. The load control device of claim 19, wherein the timing circuit stops generating the timing voltage when the magnitude of the timing voltage exceeds a maximum magnitude.

21. The load control device of claim 20, wherein the drive circuit generates a drive voltage that is operatively coupled to the control input of the bidirectional semiconductor switch, and drives the gate drive signal to a first magnitude to render the bidirectional semiconductor switch conductive when the magnitude of the timing signal exceeds a variable threshold.

22. The load control device of claim 21, wherein the drive circuit maintains the drive voltage at the first magnitude after the bidirectional semiconductor switch is rendered conductive, such that bidirectional semiconductor switch remains conductive independent of the magnitude of the load current conducted through the bidirectional semiconductor switch, the drive circuit further driving the drive voltage to a second magnitude to render the bidirectional semiconductor switch non-conductive when the timing circuit stops generating the timing voltage after a fixed amount of time has elapsed since the start time.

23. The load control device of claim 19, wherein the timing circuit receives a signal representative of a voltage developed across the bidirectional semiconductor switch, the timing circuit operable to determine the start time of the timing voltage in response to the signal representative of the voltage developed across the bidirectional semiconductor switch.

24. The load control device of claim 23, wherein the signal representative of a voltage developed across the bidirectional semiconductor switch comprises a rectified voltage.

25. The load control device of claim 24, wherein the timing circuit is operable to determine the start time of the timing voltage in response to the magnitude of the rectified voltage exceeding a threshold when the rectified voltage is increasing in magnitude with respect to time.

26. The load control device of claim 16, wherein the analog control circuit comprises a timing circuit and the timing voltage increases at a rate that is representative of the desired amount of power to be delivered to the load.

27. The load control device of claim 17, further comprising:

a voltage reference circuit for generating a reference voltage, the timing circuit receiving the reference voltage for generating the timing voltage.

28. The load control device of claim 27, wherein the voltage reference circuit comprises a pass transistor circuit followed by a snap-on circuit.

29. The load control device of claim 27, further comprising:

first and second gate resistors coupled between the gate drive circuit and the gates of the first and second FETs, respectively;

wherein the gate drive circuit is operable to couple the reference voltage to the gates of the FETs through the gate resistors to render the FETs conductive at the beginning of each half-cycle.

30. The load control device of claim 17, wherein the analog control circuit comprises a timing capacitor across which the timing voltage is generated, and a current source for conducting a timing current through the timing capacitor, such that the timing voltage increases with respect to time at a rate dependent upon the magnitude the timing current.

31. The load control device of claim 30, wherein the analog control circuit comprises a potentiometer coupled such that the magnitude of the timing current of the current source changes in response to changes in the resistance of the potentiometer.

32. The load control device of claim 17, wherein the gate drive circuit is operable to render the FETs conductive at the beginning of each half-cycle, and to render the FETs non-conductive at some time during each half-cycle in response to the timing voltage using reverse phase-control dimming.

33. The load control device of claim 17, further comprising:

a voltage compensation circuit for adjusting the magnitude of the timing voltage in response to the magnitude of an AC line voltage of the AC power source.

34. The load control device of claim 16, wherein the drive circuit independently renders the first FET conductive during the positive half-cycles and the second FET conductive during the negative half cycles to control the amount of power delivered to the load.

35. The load control device of claim 34, wherein the analog control circuit comprises a timing circuit and the timing voltage increases at a rate that is representative of the desired amount of power to be delivered to the load.

36. The load control device of claim 35, wherein the drive circuit comprises a first SR latch having an output coupled to the gate of the first FET and a second SR latch having an output coupled to the gate of the second FET;

and

wherein the set input of the first SR latch is coupled to the reset input of the second SR latch, and the set input of the second SR latch is coupled to the reset input of the first SR latch, such that the FETs are rendered conductive in a complementary manner.

37. The load control device of claim 36, wherein the drive circuit further comprises a triggering circuit operable to conduct a pulse of current in response to the timing voltage, the drive circuit further comprising a first optocoupler having an input photodiode operable to conduct the pulse of current of the triggering circuit during the positive half-cycles, and a second optocoupler having an input photodiode operable to conduct the pulse of current of the triggering circuit during the negative half-cycles.

38. The load control device of claim 37, wherein the first optocoupler has an output coupled to the set input of the first SR latch and to the reset input of the second SR latch for rendering the first FET conductive and the second FET non-conductive during the positive half cycles, the second optocoupler having an output coupled to the set input of the second SR latch and the reset input of the first SR latch for rendering the second FET conductive and the first FET non-conductive during the negative half-cycles.

39. The load control device of claim 36, further comprising:

a power supply for generating a DC supply voltage for powering the first and second SR latches.

40. The load control device of claim 35, wherein the drive circuit comprises a first capacitor coupled to a control input of the first FET for rendering the first FET conductive during the positive half-cycles, and a second capacitor coupled to a control input of the second FET for rendering the second FET conductive during the negative half-cycles.

41. The load control device of claim 40, wherein the drive circuit comprises a first pulse transformer having a secondary winding coupled to the first capacitor, a second pulse transformer having a secondary winding coupled to the second capacitor, and a triggering circuit coupled in series with primary windings of the first and second pulse transformers, the triggering circuit operable to conduct a pulse of current through the primary windings of the pulse transformers in response to the timing voltage for charging the first capacitor during the positive half-cycles and the second capacitor during the negative half-cycles.

42. The load control device of claim 41, wherein the voltage across the first capacitor is controlled to approximately zero volts to render the first FET non-conductive at approximately the same time that the second capacitor charges from the secondary winding of the second pulse transformer to render the second FET conductive during the negative half-cycles;

and

the voltage across the second capacitor is controlled to approximately zero volts to render the second FET non-conductive at approximately the same time that the first capacitor charges from the secondary winding of the first pulse transformer to render the first FET conductive during the positive half-cycles.

43. The load control device of claim 40, wherein the drive circuit comprises a diac and a pulse transformer having a single primary winding coupled in series with the diac, the pulse transformer further comprising a secondary winding having a center tap connection, the first capacitor operatively coupled between the center tap connection and a first end of the secondary winding, the second capacitor operatively coupled between the center tap connection and a second end of the secondary winding, the diac operable to conduct a pulse of current through the primary winding of the pulse transformer in response to the timing voltage for charging the first capacitor during the positive half-cycles and the second capacitor during the negative half-cycles.

44. The load control device of claim 35, wherein the drive circuit controls the FETs using forward phase-control dimming.

45. The load control device of claim 35, wherein the drive circuit comprises a capacitor operable to charge from the AC power source through a potentiometer for generating the timing voltage across the capacitor, such that the timing voltage is responsive to the resistance of the potentiometer.

46. The load control device of claim 35, wherein the first FET is rendered conductive and the second FET is rendered non-conductive at substantially the same time during the positive half-cycles, and the first FET is rendered non-conductive and the second FET is rendered conductive at substantially the same time during the negative half-cycles.

47. The load control device of claim 35, wherein the drive circuit controls the first and second FETs such that at least one of the FETs is conductive at all times.

48. The load control device of claim 35, wherein the timing circuit comprises a diac for adjusting the magnitude of the timing voltage in response to the magnitude of an AC line voltage of the AC power source.