Through-wafer interconnects for photoimager and memory wafers
First Claim
Patent Images
1. A method of forming a microelectronic assembly, the method comprising:
- exposing at least a portion of a first surface of a bond-site covered by a passivation layer, wherein the bond-site has a second surface opposite the first surface that faces a front side of a substrate;
disposing a first conductive layer on at least a portion of the first surface of the bond-site;
exposing at least a portion of the front side of the substrate through the bond-site;
forming a via in the substrate extending to an intermediate depth from the front side of the substrate;
disposing a dielectric on a sidewall of the via and on the first conductive layer;
removing the dielectric from an uppermost surface of the assembly;
applying a second conductive material on the dielectric;
filling the via with a third conductive material; and
exposing the third conductive material from a back side of the substrate.
1 Assignment
0 Petitions
Accused Products
Abstract
A through-wafer interconnect for imager, memory and other integrated circuit applications is disclosed, thereby eliminating the need for wire bonding, making devices incorporating such interconnects stackable and enabling wafer level packaging for imager devices. Further, a smaller and more reliable die package is achieved and circuit parasitics (e.g., L and R) are reduced due to the reduced signal path lengths.
-
Citations
13 Claims
-
1. A method of forming a microelectronic assembly, the method comprising:
-
exposing at least a portion of a first surface of a bond-site covered by a passivation layer, wherein the bond-site has a second surface opposite the first surface that faces a front side of a substrate; disposing a first conductive layer on at least a portion of the first surface of the bond-site; exposing at least a portion of the front side of the substrate through the bond-site; forming a via in the substrate extending to an intermediate depth from the front side of the substrate; disposing a dielectric on a sidewall of the via and on the first conductive layer; removing the dielectric from an uppermost surface of the assembly; applying a second conductive material on the dielectric; filling the via with a third conductive material; and exposing the third conductive material from a back side of the substrate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of forming a microelectronic assembly, the method comprising:
-
exposing at least a portion of a bond pad carried by a first side of a substrate; applying a first conductor to an exposed surface of the bond pad; exposing the first side of the substrate through the bond pad; forming an opening extending into the substrate from the first side; disposing a dielectric layer on a sidewall of the opening; applying a second conductor on the dielectric layer within the opening; filling the opening with a third conductive material; and exposing the third conductive material from a second side of the substrate, wherein the second side of the substrate is opposite the first side. - View Dependent Claims (11, 12, 13)
-
Specification